On-Chip Unsupervised Learning Using STDP in a Spiking Neural Network

被引:8
作者
Gupta, Abhinav [1 ]
Saurabh, Sneh [1 ]
机构
[1] Indraprastha Inst Informat Technol, Dept Elect & Commun Engn, Delhi 110020, India
关键词
Index Terms-LIF neuron; Neuromorphic Computing; Spiking Neural Network (SNN); Spike-Timing-Dependent-Plasticity (STDP); Synapse; Band to band Tunneling (BTBT); LEAKY INTEGRATE; FIRE NEURON; SYNAPSES;
D O I
10.1109/TNANO.2023.3293011
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this article, we propose an energy-efficient Ge-based device that enables on-chip unsupervised learning using Spike-Timing-Dependent-Plasticity (STDP) in a Spiking Neural Network (SNN). A Ferromagnetic Domain Wall (FM-DW) based device, which has decoupled read and write paths, is used as a synapse in this work. The proposed device comprises a dual pocket Fully-Depleted Silicon-on-Insulator (FD-SOI) MOSFET with dual asymmetric gates. Using a well-calibrated 2D device simulation model, we show that a pair of such devices can generate a current, which depends exponentially on the temporal correlation of spiking events in the pre- and post-neuronal layer. This current is fed to the FM-DW synapse, which in turn modulates the conductance of the synapse in accordance with the STDP learning rule. The proposed implementation requires 2-3x fewer transistors and offers a lower latency compared to existing literature. We further demonstrate the application of the proposed device at the system-level to train an SNN to recognize handwritten digits in the MNIST dataset and obtained a classification accuracy of 84%.
引用
收藏
页码:365 / 376
页数:12
相关论文
共 37 条
[1]   Neuromorphic Learning and Recognition With One-Transistor-One-Resistor Synapses and Bistable Metal Oxide RRAM [J].
Ambrogio, Stefano ;
Balatti, Simone ;
Milo, Valerio ;
Carboni, Roberto ;
Wang, Zhong-Qiang ;
Calderoni, Alessandro ;
Ramaswamy, Nirmal ;
Ielmini, Daniele .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (04) :1508-1515
[2]  
[Anonymous], 2022, Synopsys Sentaurus Device User Guide (T-2022.03)
[3]   Double-gate tunnel FET with high-κ gate dielectric [J].
Boucart, Kathy ;
Mihai Ionescu, Adrian .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (07) :1725-1733
[4]   Spike timing-dependent plasticity: A Hebbian learning rule [J].
Caporale, Natalia ;
Dan, Yang .
ANNUAL REVIEW OF NEUROSCIENCE, 2008, 31 :25-46
[5]   A CMOS Compatible Bulk FinFET-Based Ultra Low Energy Leaky Integrate and Fire Neuron for Spiking Neural Networks [J].
Chatterjee, Dibyendu ;
Kottantharayil, Anil .
IEEE ELECTRON DEVICE LETTERS, 2019, 40 (08) :1301-1304
[6]   Band-to-Band Tunneling Based Ultra-Energy-Efficient Silicon Neuron [J].
Chavan, Tanmay ;
Dutta, Sangya ;
Mohapatra, Nihar R. ;
Ganguly, Udayan .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (06) :2614-2620
[7]  
Diehl PU, 2015, IEEE IJCNN
[8]   Unsupervised learning of digit recognition using spike-timing-dependent plasticity [J].
Diehl, Peter U. ;
Cook, Matthew .
FRONTIERS IN COMPUTATIONAL NEUROSCIENCE, 2015, 9
[9]  
Emori S, 2013, NAT MATER, V12, P611, DOI [10.1038/NMAT3675, 10.1038/nmat3675]
[10]   An Energy-Efficient Ge-Based Leaky Integrate and Fire Neuron: Proposal and Analysis [J].
Gupta, Abhinav ;
Saurabh, Sneh .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2022, 21 :555-563