DK Lock: Dual Key Logic Locking Against Oracle-Guided Attacks

被引:8
作者
Maynard, Jordan [1 ]
Rezaei, Amin [1 ]
机构
[1] Calif State Univ Long Beach, Comp Engn & Comp Sci Dept, Long Beach, CA 90840 USA
来源
2023 24TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, ISQED | 2023年
基金
美国国家科学基金会;
关键词
Logic Locking; Logic Encryption; SAT Attack; Logic Obfuscation; Sequential Circuits; Dynamic Key; OBFUSCATION;
D O I
10.1109/ISQED57927.2023.10129368
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The semiconductor industry must deal with different hardware threats like piracy and overproduction as a result of outsourcing manufacturing. While there are many proposals to lock the circuit using a global protected key only known to the designer, there exist numerous oracle-guided attacks that can examine the locked netlist with the assistance of an activated IC and extract the correct key. In this paper, by adopting a low-overhead structural method, we propose DK Lock, a novel Dual Key locking method that securely protects sequential circuits with two different keys that are applied to one set of key inputs at different times. DK Lock structurally adds an activation phase to the sequential circuit, and a correct key must be applied for several cycles to exit this phase. Once the circuit has been successfully activated, a new functional key must be applied to the same set of inputs to resume normal operation. DK Lock opens up new avenues for hardware IP protection by simultaneously refuting the single static key assumption of the existing attacks and overcoming the state explosion problem of state-of-the-art sequential logic locking methods. Our experiments confirm that DK Lock maintains a high degree of security with reasonable power and area overheads.
引用
收藏
页码:252 / 258
页数:7
相关论文
共 55 条
[1]  
Abideen Zain Ul, 2021, ASIAN HARDWARE ORIEN, P1
[2]   Distributed Logic Encryption: Essential Security Requirements and Low-Overhead Implementation [J].
Afsharmazayejani, Raheel ;
Sayadi, Hossein ;
Rezaei, Amin .
PROCEEDINGS OF THE 32ND GREAT LAKES SYMPOSIUM ON VLSI 2022, GLSVLSI 2022, 2022, :127-131
[3]  
Alkabani YM, 2007, USENIX ASSOCIATION PROCEEDINGS OF THE 16TH USENIX SECURITY SYMPOSIUM, P291
[4]  
[Anonymous], 2005, ABC SYSTEM SEQUENTIA
[5]  
BRGLEZ F, 1989, 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, P1929, DOI 10.1109/ISCAS.1989.100747
[6]   HARPOON: An Obfuscation-Based SoC Design Methodology for Hardware Protection [J].
Chakraborty, Rajat Subhra ;
Bhunia, Swarup .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (10) :1493-1502
[7]  
Davidson S., 1999, PROC INT TEST CONF, P1125
[8]  
El Massad M, 2017, ICCAD-IEEE ACM INT, P33, DOI 10.1109/ICCAD.2017.8203757
[9]   Robust Design-for-Security Architecture for Enabling Trust in IC Manufacturing and Test [J].
Guin, Ujjwal ;
Zhou, Ziqi ;
Singh, Adit .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (05) :818-830
[10]   Functional Obfuscation of Hardware Accelerators through Selective Partial Design Extraction onto an Embedded FPGA [J].
Hu, Bo ;
Tian, Jingxiang ;
Shihab, Mustafa ;
Reddy, Gaurav Rajavendra ;
Swartz, William ;
Makris, Yiorgos ;
Schaefer, Benjamin Carrion ;
Sechen, Carl .
GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, :171-176