On the optimization of molding warpage for wafer-level glass interposer packaging

被引:5
作者
Bao, Shuchao [1 ]
Li, Wei [1 ]
He, Yimin [2 ]
Zhong, Yi [1 ]
Zhang, Long [3 ]
Yu, Daquan [1 ,3 ]
机构
[1] Xiamen Univ, Sch Elect Sci & Engn, Xiamen 361005, Peoples R China
[2] Xiamen Univ Technol, Sch Mat Sci & Engn, Xiamen 361005, Peoples R China
[3] Xiamen Sky Semicond Technol Co Ltd, Xiamen 361005, Peoples R China
基金
中国国家自然科学基金;
关键词
SIMULATION;
D O I
10.1007/s10854-023-10475-x
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Through-glass-via (TGV) technology has great potential for various applications in advanced electronic packaging and integrated passive devices due to its excellent electrical/optical properties, favorable mechanical stability and low cost. Nonetheless, the manufacturing of TGV packages is often impeded by molding warpage, which is caused by the large coefficient of thermal expansion (CTE) mismatches among packaging materials such as semiconductors, metals, and molding compounds. This warpage not only creates troubles in subsequent manufacturing processes but also degrades the performance and reliability of the final devices or packages. This study investigated the characteristics of warpage during molding process by finite element simulations and experiments for the state-of-the-art 2.5D glass interposer packages. A cell model was established to homogenize the micro-bumps, underfill, and the re-distribution layers (RDLs) for simplifying the package structure. A wafer-level glass interposer packaging process based on TGV and molding was proposed. The warpage values were measured by a laser-assisted method, and the simulated values agreed well with the experimental measurements. Furthermore, the effect of different molding and glass materials on warpage was explored. This study provided a viable approach to predict the wafer-level molding warpage and optimize process parameters to reduce warpage and improve packaging reliability.
引用
收藏
页数:12
相关论文
共 24 条
[1]  
An Tong, 2012, Proceedings of the 2012 13th International Conference on Electronic Packaging Technology & High Density Packaging (ICEPT-HDP), P583, DOI 10.1109/ICEPT-HDP.2012.6474687
[2]   Analytical and finite element modeling of through glass via thermal stress [J].
Benali, A. ;
Faqir, M. ;
Bouya, M. ;
Benabdellah, A. ;
Ghogho, M. .
MICROELECTRONIC ENGINEERING, 2016, 151 :12-18
[3]   Design, fabrication, and radio frequency property evaluation of a through-glass-via interposer for 2.5D radio frequency integration [J].
Cai, Han ;
Yan, Jun ;
Ma, Shenglin ;
Luo, Rongfeng ;
Xia, Yanming ;
Li, Jiwei ;
Hu, Liulin ;
He, Shuwei ;
Tang, Zhongjun ;
Jin, Yufeng ;
Wang, Wei ;
Chen, Jing .
JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2019, 29 (07)
[4]   Investigation of low-cost through glass vias formation on borosilicate glass by picosecond laser-induced selective etching [J].
Chen, Li ;
Yu, Daquan .
JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2021, 32 (12) :16481-16493
[5]   Viscoelastic Warpage Modeling of Fan-Out Wafer-Level Packaging During Wafer-Level Mold Cure Process [J].
Cheng, Hsien-Chie ;
Wu, Zong-Da ;
Liu, Yan-Cheng .
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2020, 10 (07) :1240-1250
[6]  
Dunne R., 2012, 2012 IEEE 62 ELECT C
[7]  
Gu J, 2005, ELEC COMP C, P491
[8]  
HU KX, 1995, ELEC COMP C, P293, DOI 10.1109/ECTC.1995.514398
[9]  
Kiran D.R., 2017, Total Quality Management
[10]  
La Manna A, 2012, 2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), P532, DOI 10.1109/ECTC.2012.6248880