Analytical drain current model development of twin gate TFET in subthreshold and super threshold regions

被引:11
|
作者
Raut, Pratikhya [1 ]
Nanda, Umakanta [1 ]
Panda, Deepak Kumar [1 ]
机构
[1] VIT AP Univ, Sch Elect Engn, Near Vijayawada 522237, India
来源
MICROELECTRONICS JOURNAL | 2023年 / 135卷
关键词
Analytic model; Subthreshold; Super threshold region; Transconductance to drain current ratio; Twin gate TFET; CMOS; CIRCUITS; VOLTAGE;
D O I
10.1016/j.mejo.2023.105761
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work, an analytical model for a twin gate Tunnel Field Effect Transistor's drain current operating in the subthreshold and superthreshold regions is proposed. Using this drain current model, the ratio of transconductance to drain current, a crucial metric for the integrated analog circuit design technique, has been retrieved. Due to the simplicity of this approach, it may be quickly implemented for any type of dual gate TFETs by adjusting a few parameters. Comparing the drain current calculated by this analytical model to the drain current simulated by the 2D-Sentaurus TCAD software demonstrates the Tunnel FET's authenticity. The proposed analytical method can be used to achieve the appropriate transconductance for operating Tunnel FETs in the gigahertz region with very low milliwatt power consumption.
引用
收藏
页数:8
相关论文
共 50 条
  • [31] Analytical Modeling of Subthreshold Current and Subthreshold Swing of Schottky-Barrier Source/Drain Double Gate-All-Around (DGAA) MOSFETs
    Kumar, Arun
    Srinivas, P. S. T. N.
    Tiwari, Pramod Kumar
    2019 IEEE INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2019), 2019, : 355 - 359
  • [32] Subthreshold Drain Current Model of Cylindrical Gate All-Around Junctionless Transistor With Three Different Gate Materials
    Manikandan, S.
    Dhanaselvam, P. Suveetha
    Pandian, M. Karthigai
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2024, 37 (06)
  • [33] An analytical drain current model for graded channel cylindrical/surrounding gate MOSFET
    Kaur, Harsupreet
    Kabra, Sneha
    Haldar, Subhasis
    Gupta, R. S.
    MICROELECTRONICS JOURNAL, 2007, 38 (03) : 352 - 359
  • [34] A Drain Current and Transconductance Analytical Model for Symmetric Double Gate Junctionless FENT
    Bora, N.
    Deka, N.
    Subadar, R.
    JOURNAL OF NANO RESEARCH, 2020, 65 (65) : 39 - 50
  • [35] Analytical subthreshold current model of the dual-material tri-gate (DMTG) MOSFET and its application for subthreshold logic gate
    Liu, Wentao
    Chiang, Te-Kuang
    Yan, Yan
    Liou, Juin J.
    ENGINEERING RESEARCH EXPRESS, 2022, 4 (04):
  • [36] Two-dimensional semi-analytical model of subthreshold surface potential and drain current for double-doping polysilicon gate MOSFET
    Xu, Hui-Fang
    Dai, Yue-Hua
    Xu, Jian-Bin
    Li, Ning
    Yang, Jin
    Zheng, Chang-Yong
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (05)
  • [37] Improving On-state current and Ambipolarity of TFET using Gate-Drain and Gate Dielectric Engineering
    Avinash, Ganta
    Saini, Gaurav
    INDIAN JOURNAL OF PURE & APPLIED PHYSICS, 2024, 62 (07) : 607 - 613
  • [38] Compact drain current model of a double-gate raised buried oxide TFET for integrated circuit application
    Sirisha Meriga
    Brinda Bhowmick
    Journal of Computational Electronics, 2023, 22 : 1443 - 1452
  • [39] Drain current model for a hetero-dielectric single gate tunnel field effect transistor (HDSG TFET)
    Singh, Ajay Kumar
    Fui, Tan Chun
    Soong, Lim Way
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2022, 35 (03)
  • [40] A New Analytical Subthreshold Potential/Current Model for Quadruple-Gate Junctionless MOSFETs
    He, Linfeng
    Chiang, Te-Kuang
    Liou, Juin J.
    Zheng, Wenchao
    Liu, Zhiwei
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (06) : 1972 - 1978