Analytical drain current model development of twin gate TFET in subthreshold and super threshold regions

被引:11
|
作者
Raut, Pratikhya [1 ]
Nanda, Umakanta [1 ]
Panda, Deepak Kumar [1 ]
机构
[1] VIT AP Univ, Sch Elect Engn, Near Vijayawada 522237, India
来源
MICROELECTRONICS JOURNAL | 2023年 / 135卷
关键词
Analytic model; Subthreshold; Super threshold region; Transconductance to drain current ratio; Twin gate TFET; CMOS; CIRCUITS; VOLTAGE;
D O I
10.1016/j.mejo.2023.105761
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work, an analytical model for a twin gate Tunnel Field Effect Transistor's drain current operating in the subthreshold and superthreshold regions is proposed. Using this drain current model, the ratio of transconductance to drain current, a crucial metric for the integrated analog circuit design technique, has been retrieved. Due to the simplicity of this approach, it may be quickly implemented for any type of dual gate TFETs by adjusting a few parameters. Comparing the drain current calculated by this analytical model to the drain current simulated by the 2D-Sentaurus TCAD software demonstrates the Tunnel FET's authenticity. The proposed analytical method can be used to achieve the appropriate transconductance for operating Tunnel FETs in the gigahertz region with very low milliwatt power consumption.
引用
收藏
页数:8
相关论文
共 50 条
  • [21] A new analytical threshold voltage model of cylindrical gate tunnel FET (CG-TFET)
    Dash, S.
    Mishra, G. P.
    SUPERLATTICES AND MICROSTRUCTURES, 2015, 86 : 211 - 220
  • [22] A Full-Range Analytical Current Model for Heterojunction TFET With Dual Material Gate
    Guan, Yunhe
    Li, Zunchao
    Zhang, Wenhao
    Zhang, Yefei
    Liang, Feng
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (11) : 5213 - 5217
  • [23] Analytical modeling of surface potential, capacitance and drain current of heterojunction TFET
    Sarabjeet Kaur
    Ashish Raman
    Rakesh Kumar Sarin
    Applied Physics A, 2020, 126
  • [24] Analytical modeling of surface potential, capacitance and drain current of heterojunction TFET
    Kaur, Sarabjeet
    Raman, Ashish
    Sarin, Rakesh Kumar
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2020, 126 (10):
  • [25] AN ANALYTICAL THRESHOLD VOLTAGE AND SUBTHRESHOLD CURRENT MODEL FOR SHORT-CHANNEL MESFETS
    DE, VK
    MEINDL, JD
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (02) : 169 - 172
  • [26] Analytical modeling on the drain current characteristics of gate-all-around TFET with the incorporation of short-channel effects
    Xu, Wanjie
    Wong, Hei
    Iwai, Hiroshi
    Liu, Jun
    Qin, Pei
    SOLID-STATE ELECTRONICS, 2017, 138 : 24 - 29
  • [27] Design and Simulation of Symmetrical Dual Gate on Drain Side with Overlapped and Underlapped Regions of TFET
    Swathi, Tallapaneni Naga
    Megala, V
    SILICON, 2023, 15 (01) : 337 - 343
  • [28] Design and Simulation of Symmetrical Dual Gate on Drain Side with Overlapped and Underlapped Regions of TFET
    Tallapaneni Naga Swathi
    V. Megala
    Silicon, 2023, 15 : 337 - 343
  • [29] Analytical model of surface potential and threshold voltage in gate-drain overlap FinFET
    Das, Rajashree
    Baishya, Srimanta
    MICROELECTRONICS JOURNAL, 2018, 75 : 153 - 159
  • [30] Drain Current Model for SOI TFET considering Source and Drain side Tunneling
    Pandey, Pratyush
    Vishnoi, Rajat
    Kumar, M. Jagadesh
    2014 IEEE 2ND INTERNATIONAL CONFERENCE ON EMERGING ELECTRONICS (ICEE), 2014,