共 50 条
- [4] Analytical Drain Current Model for Super-Threshold Region of Double Gate Tunnel FET PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON VLSI DEVICE, CIRCUIT AND SYSTEM (IEEE VLSI DCS 2020), 2020, : 414 - 417
- [5] An Analytical Drain Current Model of Gate-On-Source/Channel SOI-TFET Silicon, 2019, 11 : 3031 - 3039
- [10] Tunneling Path based Analytical Drain Current Model for Double Gate Tunnel FET (DG-TFET) 2016 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ELECTRICAL ELECTRONICS & SUSTAINABLE ENERGY SYSTEMS (ICETEESES), 2016, : 337 - 341