A Design Strategy to Improve Machine Learning Resiliency for Ring Oscillator Physically Unclonable Function

被引:1
作者
Jiang, Yuqiu [1 ]
Hu, Yangpingqing [1 ]
Wang, Weizhong [1 ]
机构
[1] Univ Wisconsin Milwaukee, Dept Elect Engn & Comp Sci, Milwaukee, WI 53211 USA
关键词
Field programmable gate arrays; Hardware; Security; Machine learning; Modeling; Authentication; Field programmable gate array; hardware security; identification and authentications; machine learning modeling; physical unclonable function; ARBITER PUF; RELIABILITY; SECURITY;
D O I
10.1109/ACCESS.2023.3260841
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Physically unclonable functions (PUFs) are hardware security primitives that utilize non-reproducible manufacturing variations to provide device-specific challenge-response pairs (CRPs). Such primitives are desirable for applications such as communication and intellectual property protection. PUFs have been gaining considerable interest from both the academic and industrial communities because of their simplicity and stability. However, many recent studies have exposed PUFs to machine-learning (ML) modeling attacks. To improve the resilience of a system to general ML attacks instead of a specific ML technique, a common solution is to improve the complexity of the system. Structures, such as XOR-PUFs, can significantly increase the nonlinearity of PUFs to provide resilience against ML attacks. However, an increase in complexity often results in an increase in area and/or a decrease in reliability. This study proposes a lightweight ring oscillator (RO)-based PUFs using an additional modulus process to improve ML resiliency. The idea was to increase the complexity of the RO-PUF without significant hardware overhead by applying a modulus process to the outcomes from the RO frequency counter. We also present a thorough investigation of the design space to balance ML resiliency and other performance metrics such as reliability, uniqueness, and uniformity.
引用
收藏
页码:34104 / 34118
页数:15
相关论文
共 39 条
[1]   Implementation of Efficient XOR Arbiter PUF on FPGA With Enhanced Uniqueness and Security [J].
Anandakumar, N. Nalla ;
Hashmi, Mohammad S. ;
Chaudhary, Muhammad Akmal .
IEEE ACCESS, 2022, 10 :129832-129842
[2]   Design and Analysis of FPGA-based PUFs with Enhanced Performance for Hardware-oriented Security [J].
Anandakumar, N. Nalla ;
Hashmi, Mohammad S. ;
Sanadhya, Somitra Kumar .
ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2022, 18 (04)
[3]   Feed-Forward XOR PUFs: Reliability and Attack-Resistance Analysis [J].
Avvaru, S. V. Sandeep ;
Parhi, Keshab K. .
GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, :287-290
[4]   The Gap Between Promise and Reality: On the Insecurity of XOR Arbiter PUFs [J].
Becker, Georg T. .
CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2015, 2015, 9293 :535-555
[5]   Design, Evaluation, and Optimization of Physical Unclonable Functions Based on Transient Effect Ring Oscillators [J].
Cherkaoui, Abdelkarim ;
Bossuet, Lilian ;
Marchand, Cedric .
IEEE TRANSACTIONS ON INFORMATION FORENSICS AND SECURITY, 2016, 11 (06) :1291-1305
[6]  
Choudhury M, 2017, MIDWEST SYMP CIRCUIT, P942, DOI 10.1109/MWSCAS.2017.8053080
[7]  
Feiten L., 2018, PROC TRUDEVICE WORKS, P1
[8]  
Feiten L., 2016, METRICS QUANTIFY INT
[9]   Controlled Physical Random Functions [J].
Gassend, B ;
Clarke, D ;
van Dijk, M ;
Devadas, S .
18TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE, PROCEEDINGS, 2002, :149-160
[10]   A Flip-Flop Based Arbiter Physical Unclonable Function (APUF) Design with High Entropy and Uniqueness for FPGA Implementation [J].
Gu, Chongyan ;
Liu, Weiqiang ;
Cui, Yijun ;
Hanley, Neil ;
O'Neill, Maire ;
Lombardi, Fabrizio .
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2021, 9 (04) :1853-1866