Implementing commercial inverse design tools for compact, phase-encoded, plasmonic digital logic devices

被引:2
作者
Efseaff, Michael [1 ]
Wynne, Kyle [1 ]
Narayan, Krishna [1 ]
Harrison, Mark C. [1 ]
机构
[1] Chapman Univ, Fowler Sch Engn, Orange, CA 92866 USA
关键词
nanophotonics; inverse design; finite-difference time-domain simulation; plasmonics; surface plasmon polaritons; digital logic; optical logic; phase-shift keying;
D O I
10.1117/1.JNP.17.016011
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
Numerical simulations have become an essential design tool in the field of photonics, especially for nanophotonics. In particular, 3D finite-difference-time-domain (FDTD) simulations are popular for their powerful design capabilities. Increasingly, researchers are developing or using inverse design tools to improve device footprints and performance. These tools often make use of 3D FDTD simulations and the adjoint optimization method. We implement a commercial inverse design tool with these features for several plasmonic devices that push the boundaries of the tool. We design a logic gate with complex design requirements as well as a y-splitter and waveguide crossing. With minimal code changes, we implement a design that incorporates phase-encoded inputs in a dielectric-loaded surface plasmon polariton waveguide. The complexity of the requirements in conjunction with limitations in the inverse design tool force us to make concessions regarding the density of encoding and to use on-off keying to encode the outputs. We compare the performance of the inverse-designed devices to conventionally designed devices with the same operational behavior. Finally, we discuss the limitations of the inverse design tools for realizing complex device designs and comment on what is possible at present and where improvements can be made. (C) The Authors.
引用
收藏
页数:13
相关论文
共 30 条
[1]  
[Anonymous], PHOTONICS SOFTWARE F
[2]   Design Challenges in Silicon Photonics [J].
Bogaerts, Wim ;
Fiers, Martin ;
Dumon, Pieter .
IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, 2014, 20 (04)
[3]   All-optical quaternary computing and information processing: A promising path [J].
Chattopadhyay T. ;
Roy J.N. .
Journal of Optics (India), 2013, 42 (03) :228-238
[4]   Multifunctional logic gates based on silicon hybrid plasmonic waveguides [J].
Cui, Luna ;
Yu, Li .
MODERN PHYSICS LETTERS B, 2018, 32 (02)
[5]   Polymer waveguides for electro-optical integration in data centers and high-performance computers [J].
Dangel, Roger ;
Hofrichter, Jens ;
Horst, Folkert ;
Jubin, Daniel ;
La Porta, Antonio ;
Meier, Norbert ;
Soganci, Ibrahim Murat ;
Weiss, Jonas ;
Offrein, Bert Jan .
OPTICS EXPRESS, 2015, 23 (04) :4736-4750
[6]   Plasmonic circuits for manipulating optical information [J].
Davis, Timothy J. ;
Gomez, Daniel E. ;
Roberts, Ann .
NANOPHOTONICS, 2017, 6 (03) :543-559
[7]   Three-dimensional FDTD analysis of a nanostructured plasmonic sensor in the near-infrared range [J].
Farmani, Ali .
JOURNAL OF THE OPTICAL SOCIETY OF AMERICA B-OPTICAL PHYSICS, 2019, 36 (02) :401-407
[8]   Silicon photonic crystal all-optical logic gates [J].
Fu, Yulan ;
Hu, Xiaoyong ;
Gong, Qihuang .
PHYSICS LETTERS A, 2013, 377 (3-4) :329-333
[9]   Feasibility of Cascadable Plasmonic Full Adder [J].
Fukuda, Mitsuo ;
Watanabe, Rya ;
Tonooka, Yuta ;
Ota, Masashi .
IEEE PHOTONICS JOURNAL, 2019, 11 (04)
[10]   Design and analysis of a plasmonic demultiplexer based on band-stop filters using double-nanodisk-shaped resonators [J].
Hajshahvaladi, Leila ;
Kaatuzian, Hassan ;
Danaie, Mohammad .
OPTICAL AND QUANTUM ELECTRONICS, 2019, 51 (12)