Jitter-based Adaptive True Random Number Generation Circuits for FPGAs in the Cloud

被引:5
作者
Li, Xiang [1 ]
Stanwicks, Peter [1 ]
Provelengios, George [1 ]
Tessier, Russell [1 ]
Holcomb, Daniel [1 ]
机构
[1] Univ Massachusetts, Amherst, MA 01003 USA
关键词
Cloud FPGAs; true random number generator; entropy; stochastic model; AWS EC2; NIST;
D O I
10.1145/3487554
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this article, we present and evaluate a true random number generator (TRNG) design that is compatible with the restrictions imposed by cloud-based Field Programmable Gate Array (FPGA) providers such as AmazonWeb Services (AWS) EC2 F1. Because cloud FPGA providers disallow the ring oscillator circuits that conventionally generate TRNG entropy, our design is oscillator-free and uses clock jitter as its entropy source. The clock jitter is harvested with a time-to-digital converter (TDC) and a controllable delay line that is continuously tuned to compensate for process, voltage, and temperature variations. After describing the design, we present and validate a stochastic model that conservatively quantifies its worst-case entropy. We deploy and model the design in the cloud on 60 EC2 F1 FPGA instances to ensure sufficient randomness is captured. TRNG entropy is further validated using NIST test suites, and experiments are performed to understand how the TRNG responds to on-die power attacks that disturb the FPGA supply voltage in the vicinity of the TRNG. After introducing and validating our basic TRNG design, we introduce and validate a new variant that uses four instances of a linkable sampling module to increase the entropy per sample and improve throughput. The new variant improves throughput by 250% at a modest 17% increase in CLB count.
引用
收藏
页数:20
相关论文
共 50 条
[31]   Characterization of Oscillator Phase Noise Arising From Multiple Sources for ASIC True Random Number Generation [J].
Peetermans, Adriaan ;
Verbauwhede, Ingrid .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (03) :1144-1157
[32]   Analysis of True Random Number Generation Method Utilizing FM Radio Signals [J].
Tanyer, Suleyman Gokhun ;
Inam, Sitki Cagdas ;
Atalay, Kumru Didem .
2015 23RD SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE (SIU), 2015, :1590-1593
[33]   An Analysis of DCM-Based True Random Number Generator [J].
Fujieda, Naoki ;
Takeda, Masaaki ;
Ichikawa, Shuichi .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (06) :1109-1113
[34]   On the Entropy of Oscillator-Based True Random Number Generators [J].
Ma, Yuan ;
Lin, Jingqiang ;
Jing, Jiwu .
TOPICS IN CRYPTOLOGY - CT-RSA 2017, 2017, 10159 :165-180
[35]   On the Theoretical Analysis of Memristor based True Random Number Generator [J].
Uddin, Mesbah ;
Hasan, Md Sakib ;
Rose, Garrett S. .
GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, :21-26
[36]   Memristor and Trivium-based true random number generator [J].
Kaya, Turgay .
PHYSICA A-STATISTICAL MECHANICS AND ITS APPLICATIONS, 2020, 542
[37]   High Speed True Random Number Generator Based on FPGA [J].
Xu, Xiufeng ;
Wang, Yuyang .
2016 INTERNATIONAL CONFERENCE ON INFORMATION SYSTEMS ENGINEERING (ICISE), 2016, :18-21
[38]   True Random Number Generator Based on Fibonacci-Galois Ring Oscillators for FPGA [J].
Nannipieri, Pietro ;
Di Matteo, Stefano ;
Baldanzi, Luca ;
Crocetti, Luca ;
Belli, Jacopo ;
Fanucci, Luca ;
Saponara, Sergio .
APPLIED SCIENCES-BASEL, 2021, 11 (08)
[39]   16.8 Tb/s True Random Number Generator Based on Amplified Spontaneous Emission [J].
Cao, Guangshuo ;
Zhang, Liuming ;
Huang, Xinran ;
Hu, Weisheng ;
Yang, Xuelin .
IEEE PHOTONICS TECHNOLOGY LETTERS, 2021, 33 (14) :699-702
[40]   Demonstration of Three True Random Number Generator Circuits Using Memristor Created Entropy and Commercial Off-the-Shelf Components [J].
Stoller, Scott ;
Campbell, Kristy A. .
ENTROPY, 2021, 23 (03)