共 46 条
[1]
Compute Caches
[J].
2017 23RD IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA),
2017,
:481-492
[2]
Angizi S., 2018, 2018 55 ACM ESDA IEE, P1
[3]
AlignS: A Processing-In-Memory Accelerator for DNA Short Read Alignment Leveraging SOT-MRAM
[J].
PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC),
2019,
[4]
CMP-PIM: An Energy-Efficient Comparator-based Processing-In-Memory Neural Network Accelerator
[J].
2018 55TH ACM/ESDA/IEEE DESIGN AUTOMATION CONFERENCE (DAC),
2018,
[5]
HOOP: Efficient Hardware-Assisted Out-of-Place Update for Non-Volatile Memory
[J].
2020 ACM/IEEE 47TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2020),
2020,
:584-596
[6]
Chakrabarti DR, 2014, ACM SIGPLAN NOTICES, V49, P433, DOI [10.1145/2660193.2660224, 10.1145/2714064.2660224]
[7]
Chang KK, 2016, INT S HIGH PERF COMP, P568, DOI 10.1109/HPCA.2016.7446095
[8]
Coburn J, 2011, ACM SIGPLAN NOTICES, V46, P105, DOI [10.1145/1961295.1950380, 10.1145/1961296.1950380]
[9]
Condit J, 2009, SOSP'09: PROCEEDINGS OF THE TWENTY-SECOND ACM SIGOPS SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P133
[10]
Doshi K, 2016, INT S HIGH PERF COMP, P77, DOI 10.1109/HPCA.2016.7446055