Investigation of the Electrical Parameters in a Partially Extended Ge-Source Double-Gate Tunnel Field-Effect Transistor (DG-TFET)

被引:2
|
作者
Singh, Omendra Kr [1 ]
Dhandapani, Vaithiyanathan [1 ]
Kaur, Baljit [1 ]
机构
[1] Natl Inst Technol Delhi, New Delhi 110040, Delhi, India
关键词
Ambipolarity; band-to-band tunneling (BTBT); linearity; tunnel field-effect transistor (TFET); temperature (T); INTERFACE-TRAP CHARGES; ANALOG PERFORMANCE; FET; IMPACT; LINEARITY;
D O I
10.1007/s11664-024-10997-y
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A partially extended germanium-source double-gate tunnel field-effect transistor (PEGeDG-TFET) utilizes line and point tunneling phenomena to achieve low ambipolar current and high ON-state current. These advantages are accompanied by an exceptionally low OFF-state current (IOFF) and subthreshold swing with resilience against short-channel effects. However, PEGeDG-TFETs face challenges in terms of large variations in IOFF and changes in electrical characteristics with temperature due to the change in the bandgap of semiconductor material. In this article, we explore the temperature-associated variations of a PEGeDG-TFET under the influence of interface trap charges (ITCs) for reliability assessment. Results revealed that the Shockley-Read-Hall phenomenon is dominant at lower gate bias voltage, leading to IOFF degeneration at high temperature. The band-to-band tunneling (BTBT) phenomenon experiences minor variations at higher temperature and gate voltage. Additionally, at high temperature (500 K), it is discovered that the threshold voltage, cut-off frequency, gain-bandwidth product, transconductance-frequency product, intrinsic gain, and transit time decrease, thus limiting the device reliability in the avionics sector where temperatures fall below 410 K with consistent performance of analog/radio-frequency (RF) parameters. This investigation was conducted via simulations on a Silvaco ATLAS simulator considering ITCs and temperature variations.
引用
收藏
页码:2999 / 3012
页数:14
相关论文
共 50 条
  • [31] High performance tunnel field-effect transistor by gate and source engineering
    Huang, Ru
    Huang, Qianqian
    Chen, Shaowen
    Wu, Chunlei
    Wang, Jiaxin
    An, Xia
    Wang, Yangyuan
    NANOTECHNOLOGY, 2014, 25 (50)
  • [32] Effect of Drain Doping Profile on Double-Gate Tunnel Field-Effect Transistor and its Influence on Device RF Performance
    Vijayvargiya, Vikas
    Vishvakarma, Santosh Kumar
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2014, 13 (05) : 974 - 981
  • [33] Simulation-based study of negative-capacitance double-gate tunnel field-effect transistor with ferroelectric gate stack
    Liu, Chien
    Chen, Ping-Guang
    Xie, Meng-Jie
    Liu, Shao-Nong
    Lee, Jun-Wei
    Huang, Shao-Jia
    Liu, Sally
    Chen, Yu-Sheng
    Lee, Heng-Yuan
    Liao, Ming-Han
    Chen, Pang-Shiu
    Lee, Min-Hung
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2016, 55 (04)
  • [34] Ge-Source Based L-Shaped Tunnel Field Effect Transistor for Low Power Switching Application
    Chander, Sweta
    Sinha, Sanjeet Kumar
    Chaudhary, Rekha
    Singh, Avtar
    SILICON, 2022, 14 (13) : 7435 - 7448
  • [35] Study of Work-Function Variation for High-κ/Metal-Gate Ge-Source Tunnel Field-Effect Transistors
    Lee, Youngtaek
    Nam, Hyohyun
    Park, Jung-Dong
    Shin, Changhwan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (07) : 2143 - 2147
  • [36] Analysis of Radio Frequency and Stability Performance on Double-Gate Extended Source Tunneling Field-Effect Transistors
    Marjani, Saeid
    Hosseini, Seyed Ebrahim
    2015 23RD IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2015, : 1042 - 1046
  • [37] Stochastic Variability in Silicon Double-Gate Lateral Tunnel Field-Effect Transistors
    Leung, Greg
    Chui, Chi On
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (01) : 84 - 91
  • [38] Metal Drain Double-Gate Tunnel Field Effect Transistor with Underlap: Design and Simulation
    Anam Khan
    Sajad A. Loan
    Silicon, 2021, 13 : 1421 - 1431
  • [39] Analysis on electrical parameters including temperature and interface trap charges in gate overlap Ge source step shape double gate TFET
    Saha, Rajesh
    Goswami, Rupam
    Panda, Deepak Kumar
    MICROELECTRONICS JOURNAL, 2022, 130
  • [40] Device optimization and scaling properties of a gate-on-germanium source tunnel field-effect transistor
    Chattopadhyay, Avik
    Mallik, Abhijit
    Omura, Yasuhisa
    SUPERLATTICES AND MICROSTRUCTURES, 2015, 82 : 415 - 429