Impact of series resistance on the drain current variability in inversion mode and junctionless nanowire transistors

被引：0

作者：

Silva, Lucas Mota Barbosa da ^{[1
]}

Pavanello, Marcelo Antonio ^{[1
]}

Casse, Mikael ^{[2
]}

Barraud, Sylvain ^{[2
]}

Vinet, Maud ^{[2
]}

Faynot, Olivier ^{[2
]}

de Souza, Michelly ^{[1
]}

机构：

[1] Ctr Univ FEI, Dept Elect Engn, Sao Bernardo Do Campo, Brazil

[2] Univ Grenoble Alpes, CEA Leti, MINATEC Campus, Grenoble, France

来源：

SOLID-STATE ELECTRONICS | 2023年 / 208卷

基金：

巴西圣保罗研究基金会;

关键词：

SOI; Nanowire transistors; Series resistance; Variability; Electrical characterization; MOSFET; Parameter extraction; EXTRACTION; MISMATCH; MOSFET;

D O I：

10.1016/j.sse.2023.108737

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This work analyzes the influence of source-drain series resistance variability over the drain current in junctionless and inversion mode nanowire transistors. A comparison between drain current and Y-function variability is presented using experimental data of nanowires with different widths and channel lengths. The source-drain series resistance variability is also presented. The results indicates that source-drain series resistance influence is higher on drain current variability for junctionless than inversion mode nanowire transistors.

引用

页数：4

共 13 条

[1] Analysis of Variability in Transconductance and Mobility of Nanowire Transistors [J].

Barbosa da Silva, Lucas Mota ;

Pavanello, Marcelo Antonio ;

Casse, Mikael ;

Barraud, Sylvain ;

Vinet, Maud ;

Faynot, Olivier ;

de Souza, Michelly .

2022 36TH SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY (SBMICRO 2022), 2022,

[2] Performance of Omega-Shaped-Gate Silicon Nanowire MOSFET With Diameter Down to 8 nm [J].

Barraud, S. ;

Coquand, R. ;

Casse, M. ;

Koyama, M. ;

Hartmann, J. -M. ;

Maffini-Alvaro, V. ;

Comboroure, C. ;

Vizioz, C. ;

Aussenac, F. ;

Faynot, O. ;

Poiroux, T. .

IEEE ELECTRON DEVICE LETTERS, 2012, 33 (11) :1526-1528

[3] All-operation-regime characterization and modeling of drain current variability in junctionless and inversion-mode FDSOI transistors [J].

Bosch, D. ;

Colinge, J. P. ;

Ghibaudo, G. ;

Garros, X. ;

Barraud, S. ;

Lacord, J. ;

Sklenard, B. ;

Brunet, L. ;

Batude, P. ;

Fenouillet-Beranger, C. ;

Cluzel, J. ;

Kies, R. ;

Hartmann, J. M. ;

Vizioz, C. ;

Audoit, G. ;

Balestra, F. ;

Andrieu, F. .

2020 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2020,

[4]

Bosch D., 2020, 2020 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA), P126, DOI 10.1109/VLSI-TSA48913.2020.9203690

[5]

Colinge J.-P., 2012, 2012 IEEE INT M FUT, P1, DOI [10.1109/IMFEDK.2012.6218561, DOI 10.1109/IMFEDK.2012.6218561]

[6] An easy-to-use mismatch model for the MOS transistor [J].

Croon, JA ;

Rosmeulen, M ;

Decoutere, S ;

Sansen, W ;

Maes, HE .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (08) :1056-1064

[7] Experimental Assessment of Variability in Junctionless Nanowire nMOS Transistors [J].

de Souza, Michelly ;

Barraud, Sylvain ;

Casse, Mikael ;

Vinet, Maud ;

Faynot, Olivier ;

Pavanello, Marcelo Antonio .

IEEE 51ST EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC 2021), 2021, :223-226

[8] New Y-function based MOSFET parameter extraction method from weak to strong inversion range [J].

Henry, J. B. ;

Rafhay, Q. ;

Cros, A. ;

Ghibaudo, G. .

SOLID-STATE ELECTRONICS, 2016, 123 :84-88

[9] Impact of Source-Drain Series Resistance on Drain Current Mismatch in Advanced Fully Depleted SOI n-MOSFETs [J].

Ioannidis, E. G. ;

Theodorou, C. G. ;

Haendler, S. ;

Josse, E. ;

Dimitriadis, C. A. ;

Ghibaudo, G. .

IEEE ELECTRON DEVICE LETTERS, 2015, 36 (05) :433-435

[10]

Koyama M, 2014, PROCEEDINGS OF TECHNICAL PROGRAM - 2014 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA)

← 1 2 →