Temperature dependence of ESD effects on 28 nm FD-SOI MOSFETs

被引：0

作者：

Xiao, Yiping ^{[1
,2
]}

Liu, Chaoming ^{[1
,2
]}

Zhang, Yanqing ^{[1
]}

Qi, Chunhua ^{[1
]}

Ma, Guoliang ^{[1
]}

Wang, Tianqi ^{[1
]}

Huo, Mingxue ^{[1
]}

机构：

[1] Harbin Inst Technol, Lab Space Environm & Phys Sci, Harbin 150006, Peoples R China

[2] Harbin Inst Technol, Sch Mat Sci & Technol, Harbin, Peoples R China

来源：

ENGINEERING REPORTS | 2024年 / 6卷 / 03期

基金：

中国国家自然科学基金;

关键词：

ambient temperatures; ESD effects; failure mechanisms; TCAD simulation; PROTECTION; DEVICES;

D O I：

10.1002/eng2.12729

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

The failure mechanisms caused by electrostatic discharge (ESD) effects at ambient temperatures ranging from -75 to 125 & DEG;C are investigated by Silvaco TCAD simulator. The devices are NMOS transistors fabricated with 28 nm fully depleted silicon-on-insulator (FDSOI) technology. Results indicate that with an increase in temperature, the first breakdown voltage of the device decreased by 27.32%, while the holding voltage decreased by approximately 8.49%. The total current density, lattice temperature, potential, and so forth were extracted for a detailed insight into the failure process. These findings provide valuable references for the design and development of ESD protection devices applied at different temperature ranges.

引用

页数：9

共 50 条

[21] Radiation-induced Enhancement of Scattering Effects in FD-SOI MOSFETs
Spear, Matthew
Al Mamun, Fahad
Barnaby, Hugh J.
Esqueda, Ivan Sanchez
2022 22ND EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS, RADECS, 2022, : 73 - 77
[22] A new sharp switch device integrated in 28 nm FD-SOI technology
Bedecarrats, Thomas
Fenouillet-Beranger, Claire
Cristoloveanu, Sorin
Galy, Philippe
2018 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2018,
[23] Innovative ESD Protections for UTBB FD-SOI Technology
Solaro, Yohann
Fonteneau, Pascal
Legrand, Charles-Alexandre
Marin-Cudraz, David
Passieux, Jeremy
Guyader, Pascal
Clement, Laurent-Renaud
Fenouillet-Beranger, Claire
Ferrari, Philippe
Cristoloveanu, Sorin
2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2013,
[24] RF Characterization of 28 nm FD-SOI Transistors Up To 220 GHz
Deng, Marina
Fregonese, Sebastien
Dormieu, Benjamin
Scheer, Patrick
De Matos, Magali
Zimmer, Thomas
2019 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2019,
[25] Analysis and Modeling of the Charge Collection Mechanism in 28-nm FD-SOI
Correas, V.
Nofal, I.
Cerba, J.
Monsieur, F.
Gasiot, G.
Alexandrescu, D.
Roche, P.
Gonella, R.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2018, 65 (08) : 1894 - 1899
[26] Evaluation of Dual Mode Logic in 28nm FD-SOI Technology
Taco, Ramiro
Levi, Itamar
Lanuzza, Marco
Fish, Alexander
2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2775 - 2778
[27] Synopsys, STMicroelectronics and Samsung to collaborate on adoption of 28nm FD-SOI
不详
SOLID STATE TECHNOLOGY, 2014, 57 (04) : 10 - 11
[28] POLARBEAR: A 28-nm FD-SOI ASIC for Decoding of Polar Codes
Giard, Pascal
Balatsoukas-Stimming, Alexios
Mueller, Thomas Christoph
Bonetti, Andrea
Thibeault, Claude
Gross, Warren J.
Flatresse, Philippe
Burg, Andreas
IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2017, 7 (04) : 616 - 629
[29] Silicon thickness monitoring strategy for FD-SOI 28nm technology
Cros, Antoine
Monsieur, Frederic
Carminati, Yann
Normandon, Philippe
Petit, David
Arnaud, Franck
Rosa, Julien
PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES (ICMTS 2015), 2015, : 65 - 69
[30] On the need for a new ESD verification methodology to improve the reliability of ICs in advanced 28nm UTBB FD-SOI technology
Viale, B.
Fer, M.
Courau, L.
Galy, P.
Allard, B.
MICROELECTRONICS RELIABILITY, 2016, 64 : 101 - 108

← 1 2 3 4 5 →