An Optimal DPM Based Energy-Aware Task Scheduling for Performance Enhancement in Embedded MPSoC

被引:0
作者
Khan, Hamayun [1 ]
Din, Irfan Ud [2 ]
Ali, Arshad [3 ]
Husain, Mohammad [3 ]
机构
[1] Univ Lahore, Fac Engn & Technol Super, Dept Elect Engn, Lahore 54000, Pakistan
[2] Univ Lahore, Fac Comp Sci & IT Super, Dept Comp Sci, Lahore 54000, Pakistan
[3] Islamic Univ Madinah, Fac Comp & Informat Syst, Al Munawarah 42351, Saudi Arabia
来源
CMC-COMPUTERS MATERIALS & CONTINUA | 2023年 / 74卷 / 01期
关键词
Dynamic power management; dynamic voltage & frequency scaling; dynamic thermal management; multiprocessor system on chip; complementary metal oxide semiconductor reliability; OPTIMIZATION;
D O I
10.32604/cmc.2023.032999
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Minimizing the energy consumption to increase the life span and performance of multiprocessor system on chip (MPSoC) has become an integral chip design issue for multiprocessor systems. The performance measurement of computational systems is changing with the advancement in technology. Due to shrinking and smaller chip size power densities on -chip are increasing rapidly that increasing chip temperature in multi-core embedded technologies. The operating speed of the device decreases when power consumption reaches a threshold that causes a delay in complementary metal oxide semiconductor (CMOS) circuits because high on-chip tempera-ture adversely affects the life span of the chip. In this paper an energy-aware dynamic power management technique based on energy aware earliest dead-line first (EA-EDF) scheduling is proposed for improving the performance and reliability by reducing energy and power consumption in the system on chip (SOC). Dynamic power management (DPM) enables MPSOC to reduce power and energy consumption by adopting a suitable core configuration for task migration. Task migration avoids peak temperature values in the multi -core system. High utilization factor (ui) on central processing unit (CPU) core consumes more energy and increases the temperature on-chip. Our technique switches the core by migrating such task to a core that has less temperature and is in a low power state. The proposed EA-EDF scheduling technique migrates load on different cores to attain stability in temperature among multiple cores of the CPU and optimized the duration of the idle and sleep periods to enable the low-temperature core. The effectiveness of the EA-EDF approach reduces the utilization and energy consumption compared to other existing methods and works. The simulation results show the improvement in performance by optimizing 4.8% on ui 9%, 16%, 23% and 25% at 520 MHz operating frequency as compared to other energy-aware techniques for MPSoCs when the least number of tasks is in running state and can schedule more tasks to make an energy-efficient processor by controlling and managing the energy consumption of MPSoC.
引用
收藏
页码:2097 / 2113
页数:17
相关论文
共 30 条
  • [1] Abdellaoui S.E., 2021, INT J COMMUN NETW IN, V13, P136
  • [2] Distributed-Memory Load Balancing With Cyclic Token-Based Work-Stealing Applied to Reverse Time Migration
    Assis, Italo A. S.
    Oliveira, Antonio D. S.
    Barros, Tiago
    Sardina, Idalmis M.
    Bianchini, Calebe P.
    Xavier-De-Souza, Samuel
    [J]. IEEE ACCESS, 2019, 7 : 128419 - 128430
  • [3] Dynamic Scheduling of Real-Time Tasks in Heterogeneous Multicore Systems
    Baital, Kalyan
    Chakrabarti, Amlan
    [J]. IEEE EMBEDDED SYSTEMS LETTERS, 2019, 11 (01) : 29 - 32
  • [4] Bantock JRB, 2017, I SYMPOS LOW POWER E
  • [5] Dynamic Power Management for Multidomain System-on-Chip Platforms: An Optimal Control Approach
    Bogdan, Paul
    Marculescu, Radu
    Jain, Siddharth
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2013, 18 (04)
  • [6] Chenyun L., 2021, 10 INT C COMPUTING P, P357
  • [7] An Energy and Performance Efficient DVFS Scheme for Irregular Parallel Divide-and-Conquer Algorithms on the Intel SCC
    Chou, Yu-Liang
    Liu, Shaoshan
    Chung, Eui-Young
    Gaudiot, Jean-Luc
    [J]. IEEE COMPUTER ARCHITECTURE LETTERS, 2014, 13 (01) : 13 - 16
  • [8] Analysis and Optimization of MPSoC Reliability
    Coskun, Ayse Kivilcim
    Rosing, Tajana Simunic
    Mihic, Kresimir
    De Micheli, Giovanni
    Leblebici, Yusuf
    [J]. JOURNAL OF LOW POWER ELECTRONICS, 2006, 2 (01) : 56 - 69
  • [9] Thread Isolation to Improve Symbiotic Scheduling on SMT Multicore Processors
    Feliu, Josue
    Sahuquillo, Julio
    Petit, Salvador
    Eeckhout, Lieven
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2020, 31 (02) : 359 - 373
  • [10] Chip-Package-Board Reliability of System-in-Package Using Laminate Chip Embedding Technology Based on Cu Leadframe
    Fruehauf, Peter
    Munding, Andreas
    Pressel, Klaus
    Schwarz, Patrick
    Vogt, Michael
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2020, 10 (01): : 44 - 56