A comprehensive analysis and performance comparison of CombFET and NSFET for CMOS circuit applications

被引:13
作者
Kumari, N. Aruna [1 ]
Prithvi, P. [1 ]
机构
[1] Natl Inst Technol, Dept Elect & Commun Engn, Warangal 506004, Telangana, India
关键词
Comb-like channel FET; Nanosheet FET; On current; Verilog-A; Ring oscillator; MOSFET;
D O I
10.1016/j.aeue.2022.154447
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The performance of comb-like channel field effect transistor (CombFET) and nanosheet FET (NSFET) is addressed at both device and circuit levels at the 3-nm node. The CombFET is realized by combining both FinFET and NSFET structures in the channel area. At the device level, the DC, analog/RF figures of merit (FOMs) are analyzed in detail. From simulations, it is observed that the on current (ION) is enhanced by 42% from NSFET to CombFET at the same off current (IOFF) of 250 pA under the same footprint (FP). CombFET's improvement over NSFET is the result of the channel's wider effective width. Further, an improvement of 30% in cut-off frequency (fT) and a decrement of 20% in intrinsic delay (tau) is noticed from NSFET to CombFET. On top of that dimensional impact on the electrical performance of CombFET analysed in detail. The CMOS circuit behaviour for ring oscillator (RO) is studied using the Verilog-A model for both FETs in the CADENCE tool. An oscillation frequency (fOSC) of 111.9 GHz and 82.7 GHz was noticed for CombFET and NSFET, respectively. Thus, the analyses demonstrate that CombFET offers superior performance over NSFET without increasing the FP.
引用
收藏
页数:9
相关论文
共 42 条
[1]   LG 55 nm T-gate InGaN/GaN channel based high electron mobility transistors for stable transconductance operation [J].
Angamuthu, Revathy ;
Sengodan, Boopathi ChettiaGoundar ;
Anandan, Mohanbabu ;
Varghese, Arathy ;
Vakkalakula, Bharath Sreenivasulu .
INTERNATIONAL JOURNAL OF RF AND MICROWAVE COMPUTER-AIDED ENGINEERING, 2022, 32 (10)
[2]  
[Anonymous], 2016, circuit simulator/ virtuoso<(R)> layout suite
[3]   Variability Aware Simulation Based Design-Technology Cooptimization (DTCO) Flow in 14 nm FinFET/SRAM Cooptimization [J].
Asenov, Asen ;
Cheng, Binjie ;
Wang, Xingsheng ;
Brown, Andrew Robert ;
Millar, Campbell ;
Alexander, Craig ;
Amoroso, Salvatore Maria ;
Kuang, Jente B. ;
Nassif, Sani R. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (06) :1682-1690
[4]   Radio frequency/analog and linearity performance of a junctionless double gate metal-oxide-semiconductor field-effect transistor [J].
Baral, Biswajit ;
Biswal, Sudhansu Mohan ;
De, Debashis ;
Sarkar, Angsuman .
SIMULATION-TRANSACTIONS OF THE SOCIETY FOR MODELING AND SIMULATION INTERNATIONAL, 2017, 93 (11) :985-993
[5]   Structural Optimization of a Junctionless VSTB FET to Improve its Electrical and Thermal Performance [J].
Barman, Kuheli Roy ;
Baishya, Srimanta .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2021, 20 :818-825
[6]   Study of enhanced DC and analog/radio frequency performance of a vertical super-thin body FET by high-k gate dielectrics [J].
Barman, Kuheli Roy ;
Baishya, Srimanta .
INTERNATIONAL JOURNAL OF RF AND MICROWAVE COMPUTER-AIDED ENGINEERING, 2022, 32 (01)
[7]  
Barman KR, 2019, TENCON IEEE REGION, P62, DOI [10.1109/TENCON.2019.8929531, 10.1109/tencon.2019.8929531]
[8]   Consideration of UFET Architecture for the 5 nm Node and beyond Logic Transistor [J].
Das, Uttam Kumar ;
Eneman, Geert ;
Velampati, Ravi Shankar R. ;
Chauhan, Yogesh Singh ;
Jinesh, K. B. ;
Bhattacharyya, Tarun K. .
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2018, 6 (01) :1129-1135
[9]   Design Principles of 22-nm SOI LDD-FinFETs for Ultra-Low-Power Analog Circuits [J].
Dixit, Ankit ;
Kori, Pavan Kumar ;
Rajan, Chithraja ;
Samajdar, Dip Prakash .
JOURNAL OF ELECTRONIC MATERIALS, 2022, 51 (03) :1029-1040
[10]   Tunable resonant Goos-Hanchen and Imbert-Fedorov shifts in total reflection of terahertz beams from graphene plasmonic metasurfaces [J].
Farmani, Ali ;
Miri, Mehdi ;
Sheikhi, Mohammad H. .
JOURNAL OF THE OPTICAL SOCIETY OF AMERICA B-OPTICAL PHYSICS, 2017, 34 (06) :1097-1106