A T-Shape Connected Multilevel Inverter Topology with a Reduced Number of Switching Devices

被引:0
作者
Anusuya, M. [1 ]
Geetha, R. [2 ]
Ilango, R. [3 ]
机构
[1] Annamalai Univ, Dept Elect Engn, Chidambaram, Tamilnadu, India
[2] Annamalai Univ, Dept Elect Engn, Annamalainagar, Tamilnadu, India
[3] K Ramakrishna Coll Engn, Dept Elect & Elect Engn, Trichy, India
来源
INTERNATIONAL JOURNAL OF RENEWABLE ENERGY RESEARCH | 2023年 / 13卷 / 04期
关键词
Multilevel inverter; Multicarrier pulse width modulation; Field programmable gate array; Power switches; CONVERTER; DESIGN; MODULE; COUNT;
D O I
10.20508/ijrer.v13i4.14386.g8833
中图分类号
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号
0807 ; 0820 ;
摘要
This research endeavors a novel configuration for a single-phase Cascaded H-Bridge Multilevel Inverter (CHBMLI) using a stacked T-shape voltage generation module with a view to attaining reduced current conducting switches in the path of load. It involves the use of the collection of a string of voltage generation modules and a two-leg inverter to arrive at a novel Multilevel Inverter (MLI) topology. The MLI permits showcasing the facility of the structural design in an attempt to enlarge the scope of the CHBMLI. It follows a Multicarrier Pulse Width Modulation (MCPWM) approach for synthesizing the Pulse Width Modulation (PWM) output voltage. The prototype augurs the role of a digital PWM controller using Field Programmable Gate Array (FPGA) and the experimental outcomes validate the simulated performance in a wide range of modulation indices. The approach claims a new option of a particular topology for the MLI to suit specific applications in the real world.
引用
收藏
页码:1556 / 1565
页数:10
相关论文
共 31 条
[11]   New series parallel switched multilevel inverter for a three phase induction motor [J].
Geetha, R. ;
Ramaswamy, M. .
JOURNAL OF VIBRATION AND CONTROL, 2018, 24 (08) :1440-1454
[12]  
Geetha R., 2015, International Journal of Power Electronics, V7, P86
[13]  
Geetha R., 2020, Int. J. Emerg. Technol. Adv. Eng., V10, P146
[14]   A Single-Phase Multilevel Inverter Using Switched Series/Parallel DC Voltage Sources [J].
Hinago, Youhei ;
Koizumi, Hirotaka .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2010, 57 (08) :2643-2650
[15]   Reduced switch count pulse width modulated multilevel inverter [J].
Jayabalan, Maalmarugan ;
Jeevarathinam, Baskaran ;
Sandirasegarane, Thamizharasan .
IET POWER ELECTRONICS, 2017, 10 (01) :10-17
[16]   New Asymmetrical Modular Multilevel Inverter Topology With Reduced Number of Switches [J].
Kakar, Saifullah ;
Ayob, Shahrin Bin Md. ;
Iqbal, Atif ;
Nordin, Norjulia Mohamad ;
Bin Arif, M. Saad ;
Gore, Sheetal .
IEEE ACCESS, 2021, 9 :27627-27637
[17]  
Kamruzzaman M., 2023, International Journal of Smart Grid, V7, P113
[18]   A Family of Single-Phase Single-Stage Boost Inverters [J].
Lee, Sze Sing ;
Lim, Ricxon Jie Sheng ;
Barzegarkhoo, Reza ;
Lim, Chee Shen ;
Grigoletto, Felipe Bovolini ;
Siwakoti, Yam Prasad .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2023, 70 (08) :7955-7964
[20]   Hybrid Cascaded Multilevel Inverter (HCMLI) With Improved Symmetrical 4-Level Submodule [J].
Lee, Sze Sing ;
Sidorov, Michail ;
Lim, Chee Shen ;
Idris, Nik Rumzi Nik ;
Heng, Yeh En .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2018, 33 (02) :932-935