A T-Shape Connected Multilevel Inverter Topology with a Reduced Number of Switching Devices

被引:0
作者
Anusuya, M. [1 ]
Geetha, R. [2 ]
Ilango, R. [3 ]
机构
[1] Annamalai Univ, Dept Elect Engn, Chidambaram, Tamilnadu, India
[2] Annamalai Univ, Dept Elect Engn, Annamalainagar, Tamilnadu, India
[3] K Ramakrishna Coll Engn, Dept Elect & Elect Engn, Trichy, India
来源
INTERNATIONAL JOURNAL OF RENEWABLE ENERGY RESEARCH | 2023年 / 13卷 / 04期
关键词
Multilevel inverter; Multicarrier pulse width modulation; Field programmable gate array; Power switches; CONVERTER; DESIGN; MODULE; COUNT;
D O I
10.20508/ijrer.v13i4.14386.g8833
中图分类号
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号
0807 ; 0820 ;
摘要
This research endeavors a novel configuration for a single-phase Cascaded H-Bridge Multilevel Inverter (CHBMLI) using a stacked T-shape voltage generation module with a view to attaining reduced current conducting switches in the path of load. It involves the use of the collection of a string of voltage generation modules and a two-leg inverter to arrive at a novel Multilevel Inverter (MLI) topology. The MLI permits showcasing the facility of the structural design in an attempt to enlarge the scope of the CHBMLI. It follows a Multicarrier Pulse Width Modulation (MCPWM) approach for synthesizing the Pulse Width Modulation (PWM) output voltage. The prototype augurs the role of a digital PWM controller using Field Programmable Gate Array (FPGA) and the experimental outcomes validate the simulated performance in a wide range of modulation indices. The approach claims a new option of a particular topology for the MLI to suit specific applications in the real world.
引用
收藏
页码:1556 / 1565
页数:10
相关论文
共 31 条
[1]   Optimal Design of New Cascaded Switch-Ladder Multilevel Inverter Structure [J].
Alishah, Rasoul Shalchi ;
Hosseini, Seyed Hossein ;
Babaei, Ebrahim ;
Sabahi, Mehran .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2017, 64 (03) :2072-2080
[2]  
Amira L., 2023, ijSmartGrid, V7, P160
[3]   ZPUC: A New Configuration of Single DC Source for Modular Multilevel Converter Applications [J].
Arazm, Saeed ;
Al-Haddad, Kamal .
IEEE OPEN JOURNAL OF THE INDUSTRIAL ELECTRONICS SOCIETY, 2020, 1 (01) :97-113
[4]   Optimum Structures of Proposed New Cascaded Multilevel Inverter With Reduced Number of Components [J].
Babaei, Ebrahim ;
Laali, Sara .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2015, 62 (11) :6887-6895
[5]   Design and Implementation of Transformer-Based Multilevel Inverter Topology With Reduced Components [J].
Behara, Siva ;
Sandeep, N. ;
Yaragatti, Udaykumar R. .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2018, 54 (05) :4632-4639
[6]   Symmetrical and Asymmetrical Reduced Device Multilevel Inverter Topology [J].
Chappa, Anilkumar ;
Gupta, Shubhrata ;
Sahu, Lalit Kumar ;
Gautam, Shivam Prakash ;
Gupta, Krishna Kumar .
IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2021, 9 (01) :885-896
[7]   A New Asymmetric Multilevel Inverter Topology Suitable for Solar PV Applications With Varying Irradiance [J].
Chattopadhyay, Sumit K. ;
Chakraborty, Chandan .
IEEE TRANSACTIONS ON SUSTAINABLE ENERGY, 2017, 8 (04) :1496-1506
[8]   Single-Source Cascaded Multilevel Inverter With Voltage-Boost Submodule and Continuous Input Current for Photovoltaic Applications [J].
Chen, Manxin ;
Yang, Yongheng ;
Liu, Xiong ;
Loh, Poh Chiang ;
Blaabjerg, Frede .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2022, 37 (01) :955-970
[9]   Design and Implementation of Asymmetric Cascaded Multilevel Inverter with Optimal Components [J].
Chittathuru, Dhanamjayulu ;
Padmanaban, Sanjeevikumar ;
Prasad, Ramjee .
ELECTRIC POWER COMPONENTS AND SYSTEMS, 2021, 49 (4-5) :361-374
[10]  
Geetha R., 2020, International Journal of Power Electronics, V11, P20