Experimental investigation of time dependent dielectric breakdown and failure mechanism for Hf0.5Zr0.5O2 ferroelectric field effect transistors?

被引:1
作者
Cheng, Ran [1 ]
Li, Xinze [1 ]
Zeng, Yiqin [1 ]
Yu, Xiao [2 ]
Peng, Yue [3 ]
Chen, Bing [1 ]
Han, Genquan [2 ,3 ]
机构
[1] Zhejiang Univ, Sch Micronano Elect, Hangzhou, Peoples R China
[2] Res Ctr Intelligent Chips, Zhejiang Lab, Hangzhou 311121, Peoples R China
[3] Xidian Univ, Sch Microelect, Xian 710071, Peoples R China
基金
中国国家自然科学基金;
关键词
TDDB; Interfacial oxide layer; Ferroelectric field effect transistor (FeFET); Memory window; HFO2; LAYER;
D O I
10.1016/j.sse.2023.108657
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The experimental investigation of the time dependent dielectric breakdown (TDDB) was performed to study the dielectric breakdown mechanisms for Hf0.5Zr0.5O2 (HZO) ferroelectric field-effect transistors (FeFETs) with the SiO2 interfacial layer (IL). Constant voltage stress method combined with the TCAD device simulation was used to study the breakdown mechanism of the TaN/HZO/SiO2/Si gate stack. Due to the much higher electric field in the IL, the breakdown of the SiO2 IL is the major reason for the breakdown of the gate stack. In addition, it is found that the IL breakdown will speed up the disappearance of the memory window (MW), leading to the malfunction of the FeFET as a storage device. Finally, the Weibull distributions of time-to-breakdown (TBD) and charge-to-breakdown (QBD) were characterized, revealing decent TDDB performance of the FeFETs. Careful design of IL thickness is necessary to balance the tradeoff between the device performance and the reliability lifetime of HZO FeFETs.
引用
收藏
页数:4
相关论文
共 19 条
[1]   Improved TDDB Reliability and Interface States in 5-nm Hf0.5Zr0.5O2 Ferroelectric Technologies Using NH3 Plasma and Microwave Annealing [J].
Chen, Yi-Hsuan ;
Su, Chun-Jung ;
Yang, Ting-Hsin ;
Hu, Chenming ;
Wu, Tian-Li .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (04) :1581-1585
[2]   Interfacial-Layer-Driven Dielectric Degradation and Breakdown of HfSiON/SiON Gate Dielectric nMOSFETs [J].
Choi, Do-Young ;
Lee, Kyong Taek ;
Baek, Chang-Ki ;
Sohn, Chang Woo ;
Sagong, Hyun Chul ;
Jung, Eui-Young ;
Lee, Jeong-Soo ;
Jeong, Yoon-Ha .
IEEE ELECTRON DEVICE LETTERS, 2011, 32 (10) :1319-1321
[3]   Experimental Demonstration of Gate-Level Logic Camouflaging and Run-Time Reconfigurability Using Ferroelectric FET for Hardware Security [J].
Dutta, Sourav ;
Grisafe, Benjamin ;
Frentzel, Chloe ;
Enciso, Zephan ;
San Jose, Matthew ;
Smith, Jeffrey ;
Ni, Kai ;
Joshi, Siddharth ;
Datta, Suman .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (02) :516-522
[4]  
Gong T., 2021, 2021 Symp VLSI Technol, V16, P1
[5]   Spatial distributions of trapping centers in HfO2/SiO2 gate stacks [J].
Heh, D ;
Young, CD ;
Brown, GA ;
Hung, PY ;
Diebold, A ;
Bersuker, G ;
Vogel, EM ;
Bernstein, JB .
APPLIED PHYSICS LETTERS, 2006, 88 (15)
[6]  
Hunter WR, 1996, 1996 IEEE INTERNATIONAL RELIABILITY PHYSICS PROCEEDINGS, 34TH ANNUAL, P37, DOI 10.1109/RELPHY.1996.492059
[7]   Thickness dependence of Weibull slopes of HfO2 gate dielectrics [J].
Kim, YH ;
Onishi, K ;
Kang, CS ;
Cho, HJ ;
Choi, R ;
Krishnan, S ;
Akbar, MS ;
Lee, JC .
IEEE ELECTRON DEVICE LETTERS, 2003, 24 (01) :40-42
[8]  
Kim YH, 2002, IEEE ELECTR DEVICE L, V23, P594, DOI 10.1109/LED.2002.803751
[9]  
Mei S, 2016, INT RELIAB PHY SYM
[10]  
Müller J, 2013, 2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM)