An Improved Robust Infinitely Differentiable Drift Resistance Model for BSIM High Voltage Compact Model

被引:3
|
作者
Singhal, Anant [1 ]
Gill, Garima [1 ]
Pahwa, Girish [2 ]
Hu, Chenming [2 ]
Agarwal, Harshit [1 ]
机构
[1] Indian Inst Technol Jodhpur, Nano Devices & App Lab, Jodhpur, Rajasthan, India
[2] Univ Calif Berkeley, Berkeley, CA 94720 USA
来源
2023 7TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM | 2023年
关键词
BSIM-BULK; Gummel Symmetry test; Harmonic Balance test; LDMOS; MOSFET MODEL; DEVICES; PSP;
D O I
10.1109/EDTM55494.2023.10103122
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Symmetry, continuity, differentiability, accuracy and efficiency are the essential requirements of a compact model. To ensure this need, in this work, we implement two major updates in drift resistance model in BSIM-High Voltage (HV) compact model. The updated model is faster while ensuring infinite continuity and differentiability around V-ds = 0V, leading to correct slope of harmonics. The model is validated with the numerical simulated and experimental data of HV transistors.
引用
收藏
页数:3
相关论文
共 34 条
  • [21] Exponential ADE Solution Based Compact Model of Planar Injection Enhanced IGBT Dedicated to Robust Power Converter Design
    Igic, Petar
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2015, 30 (04) : 1914 - 1924
  • [22] An analytical model for the vertical electric field distribution and optimization of high voltage REBULF LDMOS
    Hu Xia-Rong
    Lu Rui
    CHINESE PHYSICS B, 2014, 23 (12)
  • [23] An analytical model for the vertical electric field distribution and optimization of high voltage REBULF LDMOS
    胡夏融
    吕瑞
    Chinese Physics B, 2014, (12) : 548 - 553
  • [24] A Compact Drain Current Model for Graded Channel DMDG Structure with High-k Material
    Lalruatfela, Michael
    Chakrabarti, Himeli
    Maity, Reshmi
    Baidya, Achinta
    Baishya, S.
    Maity, N. P.
    SILICON, 2022, 14 (17) : 11363 - 11370
  • [25] An improved compact model for CMOS cross-shaped Hall-effect sensor including offset and temperature effects
    Madec, Morgan
    Kammerer, Jean-Baptiste
    Hebrard, Luc
    Lallement, Christophe
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 73 (03) : 719 - 730
  • [26] A Two-Dimensional Model for the Field-Plate Design of High-Voltage Transistor
    Lee, Jian-Hsing
    Liao, Chih-Cherng
    Shih, Ching-Kuei
    Nidhi, Karuna
    Li, Ching-Ho
    Chen, Chun-Chih
    Kan, Kai-Chuan
    Chen, Ke-Horng
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (10) : 5698 - 5704
  • [27] The New Structure and Analytical Model of a High-Voltage Interconnection Shielding Structure With High-k Dielectric Pillar
    Du, Ling
    Guo, Yufeng
    Zhang, Jun
    Yao, Jiafei
    Yang, Kemeng
    Li, Man
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (04) : 1745 - 1750
  • [28] A 2-D analytical model of SOI high-voltage devices with dual conduction layers
    Hua, Tingting
    Guo, Yufeng
    Yu, Ying
    Sheu, Gene
    Xia, Xiaojuan
    Zhang, Changchun
    IETE TECHNICAL REVIEW, 2012, 29 (04) : 346 - 354
  • [29] Scalable general high voltage MOSFET model including quasi-saturation and self-heating effects
    Chauhan, Yogesh Singh
    Anghel, Costin
    Krummenacher, Francois
    Maier, Christian
    Gillon, Renaud
    Bakeroot, Benoit
    Desoete, Bart
    Frere, Steven
    Desormeaux, Andre Baguenier
    Sharma, Abhinav
    Declercq, Michel
    Ionescu, Adrian Mihai
    SOLID-STATE ELECTRONICS, 2006, 50 (11-12) : 1801 - 1813
  • [30] HiSIM-LDMOS/HV: A Complete Surface-Potential-Based MOSFET Model for High Voltage Applications
    Oritsuki, Y.
    Yokomiti, M.
    Sakuda, T.
    Sadachika, N.
    Miyake, M.
    Kajiwara, T.
    Kikuchihara, H.
    Yoshida, T.
    Feldmann, U.
    Mattausch, H. J.
    Miura-Mattausch, M.
    NSTI NANOTECH 2008, VOL 3, TECHNICAL PROCEEDINGS: MICROSYSTEMS, PHOTONICS, SENSORS, FLUIDICS, MODELING, AND SIMULATION, 2008, : 893 - +