An Improved Robust Infinitely Differentiable Drift Resistance Model for BSIM High Voltage Compact Model

被引：3

作者：

Singhal, Anant ^{[1
]}

Gill, Garima ^{[1
]}

Pahwa, Girish ^{[2
]}

Hu, Chenming ^{[2
]}

Agarwal, Harshit ^{[1
]}

机构：

[1] Indian Inst Technol Jodhpur, Nano Devices & App Lab, Jodhpur, Rajasthan, India

[2] Univ Calif Berkeley, Berkeley, CA 94720 USA

来源：

2023 7TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM | 2023年

关键词：

BSIM-BULK; Gummel Symmetry test; Harmonic Balance test; LDMOS; MOSFET MODEL; DEVICES; PSP;

D O I：

10.1109/EDTM55494.2023.10103122

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Symmetry, continuity, differentiability, accuracy and efficiency are the essential requirements of a compact model. To ensure this need, in this work, we implement two major updates in drift resistance model in BSIM-High Voltage (HV) compact model. The updated model is faster while ensuring infinite continuity and differentiability around V-ds = 0V, leading to correct slope of harmonics. The model is validated with the numerical simulated and experimental data of HV transistors.

引用

页数：3

共 34 条

[1] Robust Compact Model of High-Voltage MOSFET's Drift Region
Pahwa, Girish
Sharma, Ayushi
Goel, Ravi
Gill, Garima
Agarwal, Harshit
Chauhan, Yogesh Singh
Hu, Chenming
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (01) : 337 - 340
[2] Compare and Contrast HiSIM-HV and BSIM based compact model of High Voltage MOSFETs for Analog Applications
Hall, J.
Young, A.
Luo, Z.
Xiao, Y.
Connerney, D.
NANOTECH CONFERENCE & EXPO 2009, VOL 3, TECHNICAL PROCEEDINGS: NANOTECHNOLOGY 2009: BIOFUELS, RENEWABLE ENERGY, COATINGS FLUIDICS AND COMPACT MODELING, 2009, : 604 - +
[3] Comprehensive High-Voltage Parameter Extraction Strategy for BSIM-BULK HV Model
Gill, Garima
Machhiwar, Yogendra
Pahwa, Girish
Hu, Chenming
Agarwal, Harshit
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (01) : 70 - 76
[4] Quasi-2-Dimensional Compact Resistor Model for the Drift Region in High-Voltage LDMOS Devices
Tanaka, Akihiro
Oritsuki, Yasunori
Kikuchihara, Hideyuki
Miyake, Masataka
Mattausch, Hans Juergen
Miura-Mattausch, Mitiko
Liu, Y.
Green, Keith
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (07) : 2072 - 2080
[5] Modeling of High Voltage LDMOSFET using Industry Standard BSIM6 MOS Model
Gupta, Chetan
Agarwal, Harshit
Chauhan, Yogesh S.
Khandelwal, Sourabh
Lin, Yen-Kai
Hu, Chenming
Gillon, Renaud
2016 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2016, : 124 - 127
[6] A Novel Compact High-Voltage LDMOS Transistor Model for Circuit Simulation
Shi, Longxing
Jia, Kan
Sun, Weifeng
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (01) : 346 - 353
[7] Symmetric BSIM-SOI-Part I: A Compact Model for Dynamically Depleted SOI MOSFETs
Dabhi, Chetan Kumar
Rajasekharan, Dinesh
Pahwa, Girish
Nandi, Debashish
Karumuri, Naveen
Turuvekere, Sreenidhi
Dutta, Anupam
Swaminathan, Balaji
Srihari, Srikanth
Chauhan, Yogesh S.
Salahuddin, Sayeef
Hu, Chenming
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (04) : 2284 - 2292
[8] A Non-Iterative Physical Procedure for RF CMOS Compact Model Extraction using BSIM6
Venugopalan, Sriramkumar
Dandu, Krishnanshu
Martin, Samuel
Taylor, Richard
Cirba, Claude
Zhang, Xin
Niknejad, Ali M.
Hu, Chenming
2012 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2012,
[9] A. surface-potential-based high-voltage compact LDMOS transistor model
Aarts, A
D'Halleweyn, N
van Langevelde, R
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (05) : 999 - 1007
[10] Impact of statistical parameter set selection on the statistical compact model accuracy: BSIM4 and PSP case study
Moezi, Negin
Dideban, Daryoosh
Cheng, Binjie
Roy, Scott
Asenov, Asen
MICROELECTRONICS JOURNAL, 2013, 44 (01) : 7 - 14

← 1 2 3 4 →