ProMiSE: A High-Performance Programmable Hardware Monitor for High Security Enforcement of Software Execution

被引:1
作者
Wang, Xinrui [1 ]
Feng, Lang [1 ]
Wang, Zhongfeng [1 ]
机构
[1] Nanjing Univ, Sch Elect Sci & Engn, Nanjing 210093, Peoples R China
基金
中国国家自然科学基金;
关键词
Security; Monitoring; Software; Hardware; Law; Threat modeling; Runtime; Computer architecture; hardware-assisted security; RISC-V; processor;
D O I
10.1109/TCAD.2023.3271583
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In recent years, to prevent computer systems from software attacks, hardware monitors are proposed as a type of efficient security enforcement scheme, which can detect software attacks at runtime. However, due to the limited flexibility of dedicated hardware monitors, one monitor can be only applied to a few targeted application scenarios, and is hard to defend against unconsidered attacks. This leads to high cost for redesign -ing monitors for new scenarios. Although recent studies propose flexible hardware monitors, the scope and security of the recon-figurable monitoring policies are still limited. To further improve the flexibility and security, this work proposes a monitor instruc-tion set and multiple security-assisting designs for supporting general operations needed by various attack detection schemes. Based on the above efforts, an efficient programmable hardware monitor named ProMiSE is designed. After implemented on the RocketChip RISC-V processor, ProMiSE can be programmed to realize a wider range of monitoring policies with higher security and similar hardware resource overhead, compared with state -of-the-art flexible hardware monitors. With these advantages, ProMiSE still has the detection latency as low as 18-59 CPU cycles. The performance overhead ranges from similar to 0% to 23.4%, which is also reasonable compared with the dedicated hardware monitors of corresponding policies.
引用
收藏
页码:3599 / 3612
页数:14
相关论文
共 31 条
[1]  
Abadi M., 2005, P 12 ACM C COMP COMM, P340, DOI DOI 10.1145/1102120.1102165
[2]  
[Anonymous], 2003, Write XOR execute
[3]  
[Anonymous], 2016, Freedom
[4]  
[Anonymous], 2006, SPEC CPU 2006 BENCHM
[5]  
[Anonymous], 2019, FastCFI GitHub repository
[6]  
[Anonymous], 2023, Null HTTPd remote heap overflow vulnerability
[7]  
[Anonymous], 2016, Rocket chip generator
[8]  
Asanovic K., 2016, Tech. Rep. UCB/EECS-2016-17
[9]  
Bletsch T., 2011, P 6 ACM S INF COMP C, P30
[10]  
Castro M, 2006, Usenix Association 7th Usenix Symposium on Operating Systems Design and Implementation, P147