Multi-Product Optimization for 3D Heterogeneous Integration with D2W Bonding

被引:0
作者
Zhuang, Zhen [1 ]
Chao, Kai-Yuan [2 ]
Yu, Bei [1 ]
Ho, Tsung-Yi [1 ]
Wong, Martin D. F. [1 ]
机构
[1] Chinese Univ Hong Kong, Hong Kong, Peoples R China
[2] Huawei Technol Investment Co Ltd, Hong Kong Res Ctr, Hong Kong, Peoples R China
来源
2023 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD | 2023年
关键词
D O I
10.1109/ICCAD57390.2023.10323995
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
3D heterogeneous integration enables the integration of multiple heterogeneous chiplets into the same package with the effective reduction of package size and interconnection latency. According to the market requirement, chiplets with robust re-usability and effective cost reduction can be selected from a library to form different package products for enlarging total profit. Since die-to-wafer (D2W) bonding enables the chiplets with different sizes to be bonded in a package, it is a more flexible option for 3D heterogeneous integration compared with the conventional wafer-to-wafer (W2W) bonding. However, this promising technique creates new issues, including 1) flexible chiplet bonding enabling more than one chiplet to be bonded with a base chiplet to construct multiple products and 2) degraded bonding leading to the degradation of performance. In this work, a distributed integer-linear-programming-based (ILP-based) method is proposed to efficiently maximize the profits of multiple package products considering the issues of cost-addition 3D heterogeneous integration with D2W bonding. Compared with the baseline, the distributed ILP-based method can achieve the best profits while achieving a 5.96X speedup. To the best of our knowledge, this is the first work to solve the multi-product optimization problem for 3D heterogeneous integration with D2W bonding.
引用
收藏
页数:9
相关论文
共 25 条
[1]   Power, Performance, Area and Cost Analysis of Memory-on-Logic Face-to-Face Bonded 3D Processor Designs [J].
Agnesina, Anthony ;
Brunion, Moritz ;
Kim, Jinwoo ;
Garcia-Ortiz, Alberto ;
Milojevic, Dragomir ;
Catthoor, Francky ;
Perumkunnil, Manu ;
Lim, Sung Kyu .
2021 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2021,
[2]  
amd, AMD 3D V-Cache
[3]  
[Anonymous], Heterogeneous Integration Roadmap
[4]  
anysilicon, News
[5]   Collective Die-to-Wafer Self-Assembly for High Alignment Accuracy and High Throughput 3D Integration [J].
Bond, Alice ;
Bourjot, Emilie ;
Borel, Stephan ;
Enot, Thierry ;
Montmeat, Pierre ;
Sanchez, Loic ;
Fournel, Frank ;
Swan, Johanna .
IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, :168-176
[6]  
Burd Thomas., 2022, 2022 IEEE International Solid- State Circuits Conference (ISSCC), V65, P1, DOI DOI 10.1109/ISSCC42614.2022.9731678
[7]   Microarchitecture optimizations for exploiting memory-level parallelism [J].
Chou, Y ;
Fahs, B ;
Abraham, S .
31ST ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2004, :76-87
[8]   Quantifying the Performance Impact of Memory Latency and Bandwidth for Big Data Workloads [J].
Clapp, Russell ;
Dimitrov, Martin ;
Kumar, Karthik ;
Viswanathan, Vish ;
Willhalm, Thomas .
2015 IEEE INTERNATIONAL SYMPOSIUM ON WORKLOAD CHARACTERIZATION (IISWC), 2015, :213-224
[9]  
compoundsemiconductor, News
[10]   Investigation of gross die per wafer formulas [J].
de Vries, DK .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2005, 18 (01) :136-139