共 25 条
[1]
Power, Performance, Area and Cost Analysis of Memory-on-Logic Face-to-Face Bonded 3D Processor Designs
[J].
2021 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED),
2021,
[2]
amd, AMD 3D V-Cache
[3]
[Anonymous], Heterogeneous Integration Roadmap
[4]
anysilicon, News
[5]
Collective Die-to-Wafer Self-Assembly for High Alignment Accuracy and High Throughput 3D Integration
[J].
IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022),
2022,
:168-176
[6]
Burd Thomas., 2022, 2022 IEEE International Solid- State Circuits Conference (ISSCC), V65, P1, DOI DOI 10.1109/ISSCC42614.2022.9731678
[7]
Microarchitecture optimizations for exploiting memory-level parallelism
[J].
31ST ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS,
2004,
:76-87
[8]
Quantifying the Performance Impact of Memory Latency and Bandwidth for Big Data Workloads
[J].
2015 IEEE INTERNATIONAL SYMPOSIUM ON WORKLOAD CHARACTERIZATION (IISWC),
2015,
:213-224
[9]
compoundsemiconductor, News