Research progress on low-power artificial intelligence of things (AIoT) chip design

被引：8

作者：

Ye, Le ^{[1
,2
]}

Wang, Zhixuan ^{[1
,2
]}

Jia, Tianyu ^{[1
]}

Ma, Yufei ^{[1
]}

Shen, Linxiao ^{[1
]}

Zhang, Yihan ^{[1
]}

Li, Heyi ^{[1
]}

Chen, Peiyu ^{[1
]}

Wu, Meng ^{[1
]}

Liu, Ying ^{[1
]}

Jing, Yiqi ^{[1
]}

Zhang, Hao ^{[1
,2
]}

Huang, Ru ^{[1
]}

机构：

[1] Peking Univ, Sch Integrated Circuits, Beijing 100871, Peoples R China

[2] Peking Univ, Adv Inst Informat Technol, Hangzhou 311200, Peoples R China

来源：

SCIENCE CHINA-INFORMATION SCIENCES | 2023年 / 66卷 / 10期

基金：

中国国家自然科学基金;

关键词：

artificial intelligence (AI); Internet of Things (IoT); low-power; chip design; random sparse event (RSE); SAR ADC; SENSOR; COMPARATOR; SRAM; CMOS; SNDR; BW; DB;

D O I：

10.1007/s11432-023-3813-8

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

An artificial intelligence of things (AIoT) chip is a critical hardware component in edge devices that supports data acquisition and processing in the artificial intelligence (AI) era. In this paper, we introduce the architecture and circuit techniques for AIoT systems as well as the design challenges associated with them. To address the design challenges, we describe our design approaches to improve energy efficiency from the standpoints of system architecture, AI computing, and data acquisition circuits. Meanwhile, we present our most recent research progress and state-of-the-art AIoT chip demonstrations at a prestigious conference. Our design techniques improve power and energy efficiency by orders of magnitude on corresponding state of the arts (SOTA), allowing for an advanced AIoT chip design.

引用

页数：17

共 60 条

[1]

Alioto M., 2017, Enabling the Internet of Things: From Integrated Circuits to Integrated Systems, P1, DOI DOI 10.1007/978-3-319-51482-6

[2]

Badami K, 2015, P IEEE INT SOL STAT

[3] EFFECT OF TECHNOLOGY ON NEAR TERM COMPUTER STRUCTURES [J].

BELL, CG ;

CHEN, R ;

REGE, S .

COMPUTER, 1972, 5 (02) :29-&

[4]

Biswas A, 2018, ISSCC DIG TECH PAP I, P488, DOI 10.1109/ISSCC.2018.8310397

[5] A Low-Power Convolutional Neural Network Face Recognition Processor and a CIS Integrated With Always-on Face Detector [J].

Bong, Kyeongryeol ;

Choi, Sungpill ;

Kim, Changhyeon ;

Han, Donghyeon ;

Yoo, Hoi-Jun .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (01) :115-123

[6] Low Voltage, Low Power, Inverter-Based Switched-Capacitor Delta-Sigma Modulator [J].

Chae, Youngcheol ;

Han, Gunhee .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (02) :458-472

[7]

Chen F., 2022, P ISSCC, P368

[8]

Chen P, 2023, P IEEE INT SOL STAT, P140

[9] A Dual-Stage, Ultra-Low Power Acoustic Event Detection System [J].

Chen, Yu ;

Cho, Minchang ;

Jeong, Seokhyeon ;

Blaauw, David ;

Sylvester, Dennis ;

Kim, Hun-Seok .

2016 IEEE INTERNATIONAL WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2016, :213-218

[10]

Cho M, 2019, ISSCC DIG TECH PAP I, V62, P278, DOI 10.1109/ISSCC.2019.8662540

← 1 2 3 4 5 6 →