Advanced Thermal Control Using Chip Cooling Laminate Chip (CCLC) with Finite Element Method for System-in-Package (SiP) Technology

被引:5
作者
Oukaira, Aziz [1 ]
Said, Dhaou [2 ]
Zbitou, Jamal [3 ,4 ]
Lakhssassi, Ahmed [1 ]
机构
[1] Univ Quebec Outaouais, Dept Engn & Comp Sci, Gatineau, PQ J8X 3X7, Canada
[2] Univ Sherbrooke, Dept Elect & Comp Engn, Sherbrooke, PQ J1K 2R1, Canada
[3] Univ Abdelmalek Essaadi, LABT ENSA Tangier, Tetouan 93000, Morocco
[4] Univ Abdelmalek Essaadi, ENSA Tetouan, Tetouan 93000, Morocco
关键词
chip cooling laminate chip (CCLC); finite element method (FEM); system-in-package (SiP); MANAGEMENT; DESIGN;
D O I
10.3390/electronics12143154
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper introduces a novel approach to address thermal management challenges in system-in-package (SiP) technology, which is a significant concern in various advanced technologies. The main objective is to assess the electrical and thermal performance of the SiP model by utilizing Chip Cooling Laminate Chip (CCLC) technology. To achieve this, we employed finite element method (FEM) analysis using COMSOL Multiphysics((R)) and MATLAB((R)) to compare the results of electrical and thermal SiP models with and without CCLC technology. The numerical simulations revealed that, as opposed to the traditional model, the temperature variation decreased significantly with a uniform temperature distribution when employing the CCLC technology. Additionally, the thermal conduction performance of the packaging system using CCLC demonstrated remarkable reliability and resolution with cost-effective micro-devices, particularly in micro-medicine applications. The analysis of the electrical and thermal models reported a maximum error between them of 1.15 degrees C.
引用
收藏
页数:16
相关论文
共 43 条
[1]   In-Memory Vector-Matrix Multiplication in Monolithic Complementary Metal-Oxide-Semiconductor-Memristor Integrated Circuits: Design Choices, Challenges, and Perspectives [J].
Amirsoleimani, Amirali ;
Alibart, Fabien ;
Yon, Victor ;
Xu, Jianxiong ;
Pazhouhandeh, M. Reza ;
Ecoffey, Serge ;
Beilliard, Yann ;
Genov, Roman ;
Drouin, Dominique .
ADVANCED INTELLIGENT SYSTEMS, 2020, 2 (11)
[2]  
Baek G., 2022, P IEEE INT C EL INF, P1
[3]   Thermal Management Technologies for Electronic Packaging: Current Capabilities and Future Challenges for Modelling Tools [J].
Bailey, C. .
EPTC: 2008 10TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1-3, 2008, :527-532
[4]  
Blackwell G.R., 2017, The electronic packaging handbook
[5]  
Blazej D., 2003, Electronics Cooling, V9, P14
[6]   Thermal modeling and analysis of a power ball grid array in system-in-package technology [J].
Bocca, Alberto ;
Macii, Alberto .
MULTISCALE AND MULTIDISCIPLINARY MODELING EXPERIMENTS AND DESIGN, 2022, 5 (01) :31-41
[7]   System on Integrated Chips (SoICTM) for 3D Heterogeneous Integration [J].
Chen, F. C. ;
Chen, M. F. ;
Chiou, W. C. ;
Yu, Doug C. H. .
2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, :594-599
[8]   Drop Impact Reliability Analysis of 3-D Chip-on-Chip Packaging: Numerical Modeling and Experimental Validation [J].
Cheng, Hsien-Chie ;
Cheng, Hsin-Kai ;
Lu, Su-Tsai ;
Juang, Jing-Ye ;
Chen, Wen-Hwa .
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2014, 14 (01) :499-511
[9]  
Ching LR., 2022, J ADV RES FLUID MECH, V99, P158, DOI [10.37934/arfmts.99.1.158173, DOI 10.37934/ARFMTS.99.1.158173]
[10]  
Chou CY, 2007, IPACK 2007: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2007, VOL 1, P227