Deadline-Aware and Energy-Efficient Dynamic Task Mapping and Scheduling for Multicore Systems Based on Wireless Network-on-Chip

被引:2
作者
Dehghani, Abbas [1 ]
Fadaei, Sadegh [2 ]
Ravaei, Bahman [1 ]
Rahimizadeh, Keyvan [1 ]
机构
[1] Univ Yasuj, Fac Engn, Dept Comp Engn, Yasuj 759187493, Iran
[2] Univ Yasuj, Fac Engn, Dept Elect Engn, Yasuj 759187493, Iran
关键词
Deadline; dynamic allocation; energy; mapping and scheduling; multicore system; wireless network-on-chip; ARCHITECTURE; NOC;
D O I
10.1109/TETC.2023.3315298
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Hybrid Wireless Network-on-Chip (HWNoC) architecture has been introduced as a promising communication infrastructure for multicore systems. HWNoC-based multicore systems encounter extremely dynamic application workloads that are submitted at run-time. Mapping and scheduling of these applications are critical for system performance, especially for real-time applications. The existing resource allocation approaches either ignore the use of wireless links in task allocation on cores or ignore the timing characteristic of tasks. In this paper, we propose a new deadline-aware and energy-efficient dynamic task mapping and scheduling approach for the HWNoC-based multicore system. By using of core utilization threshold and tasks laxity time, the proposed approach aims to minimize communication energy consumption and satisfy the deadline of the real-time applications tasks. Through cycle-accurate simulation, the performance of the proposed approach has been compared with state-of-the-art approaches in terms of communication energy consumption, deadline violation rate, communication latency, and runtime overhead. The experimental results confirmed that the proposed approach is a very competitive approach among the alternative approaches.
引用
收藏
页码:1031 / 1044
页数:14
相关论文
共 41 条
[1]   A utilization bound for aperiodic tasks and priority driven scheduling [J].
Abdelzaher, TF ;
Sharma, V ;
Lu, CY .
IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (03) :334-350
[2]  
Al Faruque MA, 2008, DES AUT CON, P760
[3]  
asu, PTM - latest models
[4]  
Benchehida Chawki, 2020, 2020 Second International Conference on Embedded & Distributed Systems (EDiS), P9, DOI 10.1109/EDiS49545.2020.9296446
[5]   HREN: A Hybrid Reliable and Energy-Efficient Network-on-Chip Architecture [J].
Bhamidipati, Padmaja ;
Karanth, Avinash .
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2022, 10 (02) :537-548
[6]   Deadline and energy aware dynamic task mapping and scheduling for Network-on-Chip based multi-core platform [J].
Chatterjee, Navonil ;
Paul, Suraj ;
Mukherjee, Priyajit ;
Chattopadhyay, Santanu .
JOURNAL OF SYSTEMS ARCHITECTURE, 2017, 74 :61-77
[7]   High Performance Dynamic Resource Allocation for Guaranteed Service in Network-on-Chips [J].
Chen, Yong ;
Matus, Emil ;
Moriam, Sadia ;
Fettweis, Gerhard P. .
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2020, 8 (02) :503-516
[8]   Run-Time Task Allocation Considering User Behavior in Embedded Multiprocessor Networks-on-Chip [J].
Chou, Chen-Ling ;
Marculescu, Radu .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (01) :78-91
[9]   A design flow for an optimized congestion-aware application-specific wireless network-on-chip architecture [J].
Dehghani, Abbas .
FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2020, 106 :234-249
[10]   A Novel Approach to Optimize Fault-Tolerant Hybrid Wireless Network-on-Chip Architectures [J].
Dehghani, Abbas ;
Jamshidi, Kamal .
ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2016, 12 (04)