A low-power reconfigurable memristor for artificial neurons and synapses

被引:10
|
作者
Yan, Xiaobing [1 ]
Shao, Yiduo [1 ]
Fang, Ziliang [1 ]
Han, Xu [1 ]
Zhang, Zixuan [1 ]
Niu, Jiangzhen [1 ]
Sun, Jiameng [1 ]
Zhang, YinXing [1 ]
Wang, Lulu [1 ]
Jia, Xiaotong [1 ]
Zhao, Zhen [1 ]
Guo, Zhenqiang [1 ]
机构
[1] Hebei Univ, Inst Life Sci & Green Dev, Coll Electron & Informat Engn, Sch Life Sci,Key Lab Brain Like Neuromorph Devices, Baoding 071002, Peoples R China
基金
中国国家自然科学基金;
关键词
CONDUCTIVE FILAMENT; NETWORK; MODEL;
D O I
10.1063/5.0128200
中图分类号
O59 [应用物理学];
学科分类号
摘要
With the advancement of artificial intelligence technology, memristors have aroused the interest of researchers because they can realize a variety of biological functions, good scalability, and high running speed. In this work, the amorphous semiconductor material silicon carbide (SiC) was used as the dielectric to fabricate the memristor with the Ag/SiC/n-Si structure. The device has a power consumption as low as 3.4 pJ, a switching ratio of up to 10(5), and a lower set voltage of 1.26 V, indicating excellent performance. Importantly, by adjusting the current compliance, the strength of the formed filaments changes, and the threshold characteristic and bipolar resistance switching phenomenon could be simultaneously realized in one device. On this basis, the biological long- and short-term memory process was simulated. Importantly, we have implemented leakage integration and fire models constructed based on structured Ag/SiC/n-Si memristor circuits. This low-power reconfigurable device opens up the possibilities for memristor-based applications combining artificial neurons and synapses.
引用
收藏
页数:7
相关论文
共 50 条
  • [31] Design of reconfigurable low-power pipelined array multiplier
    Wang, Jiun-Ping
    Kuang, Shiann-Rong
    Chuang, Yuan-Chih
    2006 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1-4: VOL 1: SIGNAL PROCESSING, 2006, : 2277 - 2281
  • [32] A low-power reconfigurable analog-to-digital converter
    Gulati, K
    Lee, HS
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (12) : 1900 - 1911
  • [33] Memristor-based Synapses and Neurons for Neuromorphic Computing
    Zheng, Le
    Shin, Sangho
    Kang, Sung-Mo Steve
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1150 - 1153
  • [34] Low-Power, Electrochemically Tunable Graphene Synapses for Neuromorphic Computing
    Sharbati, Mohammad Taghi
    Du, Yanhao
    Torres, Jorge
    Ardolino, Nolan D.
    Yun, Minhee
    Xiong, Feng
    ADVANCED MATERIALS, 2018, 30 (36)
  • [35] Memristor crossbar circuits of unconventional computing for low-power IoT devices
    Yoon, Rina
    Oh, Seokjin
    Cho, Seung-Myeong
    Yoon, Ilpyeong
    Mun, Jihwan
    Min, Kyeong-Sik
    2024 IEEE THE 20TH ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS 2024, 2024, : 785 - 789
  • [36] MemChar: Portable Low-Power and Low-Cost Characterization Tool for Memristor Devices
    Humood, Khaled
    Abunahla, Heba
    Mohammad, Baker
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2022, 71
  • [37] A low-power reconfigurable analog filter for UMTS/WLAN receivers
    D'Amico, S
    Giannini, V
    Baschirotto, A
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2006, 46 (01) : 65 - 72
  • [38] Low-Power Reconfigurable Miniature Sensor Nodes for Condition Monitoring
    Nylanden, Teemu
    Boutellier, Jani
    Nikunen, Karri
    Hannuksela, Jari
    Silven, Olli
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2015, 43 (01) : 3 - 23
  • [39] Efficient reconfigurable Manchester adders for low-power media processing
    Corsonello, P
    Perri, S
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2005, 14 (01) : 57 - 63
  • [40] Dynamic algorithm transforms for low-power reconfigurable adaptive equalizers
    Goel, M
    Shanbhag, NR
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1999, 47 (10) : 2821 - 2832