Accelerating Static Timing Analysis Using CPU-GPU Heterogeneous Parallelism

被引:15
作者
Guo, Zizheng [1 ]
Huang, Tsung-Wei [2 ]
Lin, Yibo [1 ,3 ,4 ]
机构
[1] Peking Univ, Sch Integrated Circuits, Beijing 100871, Peoples R China
[2] Univ Wisconsin Madison, Dept Elect & Comp Engn, Madison, WI 53706 USA
[3] Peking Univ, Inst Elect Design Automat, Wuxi 214125, Peoples R China
[4] Beijing Adv Innovat Ctr Integrated Circuits, Beijing 100871, Peoples R China
基金
美国国家科学基金会;
关键词
Runtime; Graphics processing units; Engines; Delays; Task analysis; Parallel processing; Central Processing Unit; Timing; Heterogeneous parallelism; static timing analysis (STA); OPENTIMER; TASKFLOW;
D O I
10.1109/TCAD.2023.3286261
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Static timing analysis (STA) is an essential yet time-consuming task during the circuit design flow to ensure the correctness and performance of the design. Thanks to the advancement of general-purpose computing on graphics processing units (GPUs), new possibilities and challenges have arisen for boosting the performance of STA. In this work, we present an efficient and holistic GPU-accelerated STA engine. We accelerate major STA tasks, including levelization, delay computation, graph propagation, and multicorner analysis, by developing high-performance GPU kernels and data structures. By dividing the STA workloads into CPU-GPU concurrent tasks with managed dependencies, our acceleration framework supports versatile incremental updates. Furthermore, we have extended our approach to multicorner analysis by exploring a large amount of corner-level data parallelism using GPU computing. Our implementation based on the open-source STA engine OpenTimer has achieved up to 4.07x speed-up on single corner analysis, and up to 25.67x speed-up on multicorner analysis on TAU 2015 contest designs and a 14-nm technology.
引用
收藏
页码:4973 / 4984
页数:12
相关论文
共 33 条
[1]  
Bhasker J., 2009, Static Timing Analysis for Nanometer Designs: A Practical Approach, Vfirst, P2, DOI [10.1007/978-0-387-93820-2, DOI 10.1007/978-0-387-93820-2]
[2]  
Cong J, 2010, FPGA 10, P111
[3]  
Donath W. E., 2003, U.S. Patent, Patent No. 6557151
[4]  
github, OpenSTA
[5]  
Gulati K, 2009, ASIA S PACIF DES AUT, P260, DOI 10.1109/ASPDAC.2009.4796490
[6]   A GPU-Accelerated Framework for Path-Based Timing Analysis [J].
Guo, Guannan ;
Huang, Tsung-Wei ;
Lin, Yibo ;
Guo, Zizheng ;
Yellapragada, Sushma ;
Wong, Martin D. F. .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (11) :4219-4232
[7]   GPU-accelerated Path-based Timing Analysis [J].
Guo, Guannan ;
Huang, Tsung-Wei ;
Lin, Yibo ;
Wong, Martin .
2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, :721-726
[8]  
Guo Z., 2020, P IEEE ACM INT C COM, P1
[9]   Differentiable-Timing-Driven Global Placement [J].
Guo, Zizheng ;
Lin, Yibo .
PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, :1315-1320
[10]  
Hu J., 2014, P P INT S PHYS DES, P153