SIMPLY plus : A Reliable STT-MRAM-Based Smart Material Implication Architecture for In-Memory Computing

被引:1
|
作者
Moposita, Tatiana [1 ,2 ,3 ]
Garzon, Esteban [1 ]
de Rose, Raffaele [1 ]
Crupi, Felice [1 ]
Vladimirescu, Andrei [4 ,5 ]
Trojman, Lionel [2 ]
Lanuzza, Marco [1 ]
机构
[1] Univ Calabria UNICAL, Dept Comp Engn Modeling Elect & Syst Engn, I-87036 Arcavacata Di Rende, Italy
[2] Inst Super Elect Paris ISEP, Lab Informat Signal Image Telecommun & Elect, F-92130 Paris, France
[3] Sorbonne Univ, Fac Sci & Ingenierie, F-75006 Paris, France
[4] Univ Calif Berkeley, Dept Elect Engn & Comp Sci EECS, Berkeley, CA 94720 USA
[5] Delft Univ Technol TU Delft, Dept Elect Engn & Comp Sci EECS, NL-2628 CD Delft, Netherlands
关键词
Transistors; Reliability; Manganese; Computer architecture; Sensors; Integrated circuit reliability; Random access memory; Material Implication; SIMPLY; MTJ; STT-MRAM; in-memory computing; LOGIC GATES; DESIGN;
D O I
10.1109/ACCESS.2023.3344197
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper introduces SIMPLY+, an advanced Spin-Transfer Torque Magnetic Random-Access Memory (STT-MRAM)-based Logic-in-Memory (LIM) architecture that evolves from the previously proposed smart material implication (SIMPLY) logic scheme. More specifically, the latter is enhanced by incorporating additional circuitry to enhance the reliability of preliminary read operations. In this study, the proposed architecture is benchmarked against its conventional counterpart. Obtained results show a significant improvement in terms of reliability, i.e., the nominal read margin (RM) by a factor of $\sim 3 - 4\times $ and accordingly the bit error rate (BER) by more than four orders of magnitude. These improvements come at minimal cost in terms of circuit area and complexity compared to the conventional SIMPLY design. Overall, this research establishes SIMPLY+ as a promising solution for the design of reliable and energy-efficient in-memory computing architectures.
引用
收藏
页码:144084 / 144094
页数:11
相关论文
共 50 条
  • [31] STT-MTJ Based Smart Implication for Energy-Efficient Logic-in-Memory Computing
    De Rose, Raffaele
    Zanotti, Tommaso
    Puglisi, Francesco Maria
    Crupi, Felice
    Pavan, Paolo
    Lanuzza, Marco
    SOLID-STATE ELECTRONICS, 2021, 184
  • [32] An Adaptive 3T-3MTJ Memory Cell Design for STT-MRAM-Based LLCs
    Xue, Linuo
    Wu, Bi
    Zhang, Beibei
    Cheng, Yuanqing
    Wang, Peiyuan
    Park, Chando
    Kan, Jimmy
    Kang, Seung H.
    Xie, Yuan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (03) : 484 - 495
  • [33] High Performance and Energy-Efficient In-Memory Computing Architecture based on SOT-MRAM
    He, Zhezhi
    Angizi, Shaahin
    Parveen, Farhana
    Fan, Deliang
    PROCEEDINGS OF THE IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH 2017), 2017, : 97 - 102
  • [34] MRAM-based Analog Sigmoid Function for In-memory Computing
    Amin, Md Hasibul
    Elbtity, Mohammed
    Mohammadi, Mohammadreza
    Zand, Ramtin
    PROCEEDINGS OF THE 32ND GREAT LAKES SYMPOSIUM ON VLSI 2022, GLSVLSI 2022, 2022, : 319 - 323
  • [35] A Flexible and Reliable RRAM-Based In-Memory Computing Architecture for Data-Intensive Applications
    Eslami, Nima
    Moaiyeri, Mohammad Hossein
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2023, 11 (03) : 736 - 748
  • [36] AM4: MRAM Crossbar Based CAM/TCAM/ACAM/AP for In-Memory Computing
    Garzon, Esteban
    Lanuzza, Marco
    Teman, Adam
    Yavits, Leonid
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2023, 13 (01) : 408 - 421
  • [37] Efficient Time-Domain In-Memory Computing Based on TST-MRAM
    Wang, Jinkai
    Zhang, Yue
    Lian, Chenyu
    Bai, Yining
    Huang, Zhe
    Wang, Guanda
    Zhang, Kun
    Zhang, Youguang
    Zhao, Weisheng
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [38] A Study of STT-RAM-based In-Memory Computing Across the Memory Hierarchy
    Gajaria, Dhruv
    Gomez, Kevin Antony
    Adegbija, Tosiron
    2022 IEEE 40TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2022), 2022, : 685 - 692
  • [39] High-performance STT-MRAM-based Logic-in-Memory Scheme Utilizing Data Read Features
    Liu, Kai
    Wu, Bi
    Zhu, Haonan
    Liu, Weiqiang
    PROCEEDINGS OF THE 17TH ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES, NANOARCH 2022, 2022,
  • [40] RAPS: Restore-Aware Policy Selection for STT-MRAM-Based Main Memory Under Read Disturbance
    Aboutalebi, Armin Haj
    Duan, Lide
    2017 IEEE 35TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2017, : 625 - 632