SIMPLY plus : A Reliable STT-MRAM-Based Smart Material Implication Architecture for In-Memory Computing

被引:1
|
作者
Moposita, Tatiana [1 ,2 ,3 ]
Garzon, Esteban [1 ]
de Rose, Raffaele [1 ]
Crupi, Felice [1 ]
Vladimirescu, Andrei [4 ,5 ]
Trojman, Lionel [2 ]
Lanuzza, Marco [1 ]
机构
[1] Univ Calabria UNICAL, Dept Comp Engn Modeling Elect & Syst Engn, I-87036 Arcavacata Di Rende, Italy
[2] Inst Super Elect Paris ISEP, Lab Informat Signal Image Telecommun & Elect, F-92130 Paris, France
[3] Sorbonne Univ, Fac Sci & Ingenierie, F-75006 Paris, France
[4] Univ Calif Berkeley, Dept Elect Engn & Comp Sci EECS, Berkeley, CA 94720 USA
[5] Delft Univ Technol TU Delft, Dept Elect Engn & Comp Sci EECS, NL-2628 CD Delft, Netherlands
关键词
Transistors; Reliability; Manganese; Computer architecture; Sensors; Integrated circuit reliability; Random access memory; Material Implication; SIMPLY; MTJ; STT-MRAM; in-memory computing; LOGIC GATES; DESIGN;
D O I
10.1109/ACCESS.2023.3344197
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper introduces SIMPLY+, an advanced Spin-Transfer Torque Magnetic Random-Access Memory (STT-MRAM)-based Logic-in-Memory (LIM) architecture that evolves from the previously proposed smart material implication (SIMPLY) logic scheme. More specifically, the latter is enhanced by incorporating additional circuitry to enhance the reliability of preliminary read operations. In this study, the proposed architecture is benchmarked against its conventional counterpart. Obtained results show a significant improvement in terms of reliability, i.e., the nominal read margin (RM) by a factor of $\sim 3 - 4\times $ and accordingly the bit error rate (BER) by more than four orders of magnitude. These improvements come at minimal cost in terms of circuit area and complexity compared to the conventional SIMPLY design. Overall, this research establishes SIMPLY+ as a promising solution for the design of reliable and energy-efficient in-memory computing architectures.
引用
收藏
页码:144084 / 144094
页数:11
相关论文
共 50 条
  • [21] High-Performance STT-MRAM-Based Computing-in-Memory Scheme Utilizing Data Read Feature
    Wu, Bi
    Liu, Kai
    Yu, Tianyang
    Zhu, Haonan
    Chen, Ke
    Yan, Chenggang
    Deng, Erya
    Liu, Weiqiang
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2023, 22 : 817 - 826
  • [22] An STT-MRAM based reconfigurable computing-in-memory architecture for general purpose computing
    Pan, Yu
    Jia, Xiaotao
    Cheng, Zhen
    Ouyang, Peng
    Wang, Xueyan
    Yang, Jianlei
    Zhao, Weisheng
    CCF TRANSACTIONS ON HIGH PERFORMANCE COMPUTING, 2020, 2 (03) : 272 - 281
  • [23] STT-BSNN: An In-Memory Deep Binary Spiking Neural Network Based on STT-MRAM
    Van-Tinh Nguyen
    Quang-Kien Trinh
    Zhang, Renyuan
    Nakashima, Yasuhiko
    IEEE ACCESS, 2021, 9 (09): : 151373 - 151385
  • [24] STT-MRAM-Based PUF Architecture Exploiting Magnetic Tunnel Junction Fabrication-Induced Variability
    Vatajelu, Elena Ioana
    Di Natale, Giorgio
    Barbareschi, Mario
    Torres, Lionel
    Indaco, Marco
    Prinetto, Paolo
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2016, 13 (01)
  • [25] On-Device Continual Learning With STT-Assisted-SOT MRAM-Based In-Memory Computing
    Zhang, Fan
    Sridharan, Amitesh
    Hwang, William
    Xue, Fen
    Tsai, Wilman
    Wang, Shan Xiang
    Fan, Deliang
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (08) : 2393 - 2404
  • [26] STT-MRAM-based Near-Memory Computing Architecture with Read Scheme and Dataflow Co-Design for High-Throughput and Energy-Efficiency
    Jang, Yunho
    Kim, Yeseul
    Park, Jongsun
    PROCEEDINGS OF THE 29TH ACM/IEEE INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, ISLPED 2024, 2024,
  • [27] Memristor-Based Material Implication Logic: Prelude to In-Memory Computing
    Mazady A.
    Anwar M.
    International Journal of High Speed Electronics and Systems, 2023, 32 (2-4)
  • [28] An In-Memory Power Efficient Computing Architecture with Emerging VGSOT MRAM Device
    Sarkar, Md Rubel
    Chowdhury, Shirazush Salekin
    Walling, Jeffrey Sean
    Yi, Cindy Yang
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [29] CELIA: A Device and Architecture Co-Design Framework for STT-MRAM-Based Deep Learning Acceleration
    Yan, Hao
    Cherian, Hebin R.
    Ahn, Ethan C.
    Duan, Lide
    INTERNATIONAL CONFERENCE ON SUPERCOMPUTING (ICS 2018), 2018, : 149 - 159
  • [30] A Crossbar-Based In-Memory Computing Architecture
    Wang, Xinxin
    Zidan, Mohammed A.
    Lu, Wei D.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (12) : 4224 - 4232