Scalable and Accelerated Self-healing Control Circuit Using Evolvable Hardware

被引:1
作者
Deepanjali, S. [1 ]
Noor, Mahammad S. K. [1 ]
机构
[1] Indian Inst Informat Technol Design & Mfg, Chennai 600127, Tamil Nadu, India
关键词
Hardwired control circuit; SEU fault mitigation; genetic algorithm; evolvable; hardware; virtual reconfigurable circuit; scalability; SYSTOLIC ARRAY; EVOLUTION;
D O I
10.1145/3634682
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Controllers are mission-critical components of any electronic design. By sending control signals, they decide which and when other data path elements must operate. Faults, especially Single Event Upset (SEU) occurrence in these components, can lead to functional/mission failure of the system when deployed in harsh environments. Hence, competence to self-heal from SEU is highly required in the control path of the digital system. Reconfiguration is critical for recovering from a faulty state to a non-faulty state. Compared to native reconfiguration, the Virtual Reconfigurable Circuit (VRC) is an FPGA-generic reconfiguration mechanism. The non-partial reconfiguration in VRC and extensive architecture are considered hindrances in extending the VRC-based Evolvable Hardware (EHW) to real-time fault mitigation. To confront this challenge, we have proposed an intrinsic constrained evolution to improve the scalability and accelerate the evolution process for VRC-based fault mitigation in mission-critical applications. Experimentation is conducted on complex ACM/SIGDA benchmark circuits and real-time circuits used in space missions, which are not included in related works. In addition, a comparative study is made between existing and proposed methodologies for brushless DC motor control circuits. The hardware utilization in the multiplexer has been significantly reduced, resulting in up to a 77% reduction in the existing VRC architecture. The proposed methodology employs a fault localization approach to narrow the search space effectively. This approach has yielded an 87% improvement on average in convergence speed, as measured by the evolution time, compared to the existing work.
引用
收藏
页数:29
相关论文
共 46 条
[1]  
Abdel-Hamid A. T., 2004, Canadian Conference on Electrical and Computer Engineering 2004 (IEEE Cat. No.04CH37513), P1907, DOI 10.1109/CCECE.2004.1347584
[2]  
Bhandari Sheetal, 2012, P 6 HIPEAC WORKSH RE
[3]  
Chandrasekharan R, 2020, INT J BIO-INSPIR COM, V15, P43
[4]  
Claire's homepage, 2023, Project IceStrom
[5]  
Clark G. R., 1999, Proceedings of the 1999 Congress on Evolutionary Computation-CEC99 (Cat. No. 99TH8406), P830, DOI 10.1109/CEC.1999.782508
[6]  
Claus C, 2008, I C FIELD PROG LOGIC, P534
[7]   Evolving Hardware by Direct Bitstream Manipulation of a Modern FPGA [J].
Fritzsch, Clemens ;
Hoffmann, Joern ;
Bogdan, Martin .
2022 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION (CEC), 2022,
[8]  
Glette K, 2007, NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, P463
[9]   A VHDL core for intrinsic evolution of discrete time filters with signal feedback [J].
Gwaltney, DA ;
Dutton, K .
2005 NASA/DOD CONFERENCE ON EVOLVABLE HARDWARE (EH-2005), PROCEEDINGS, 2005, :43-50
[10]   CoBEA: Framework for Evolving Hardware by Direct Manipulation of FPGA Bitstreams [J].
Hoffmann, Joern ;
Fritzsch, Clemens ;
Bogdan, Martin .
PROCEEDINGS OF THE 2022 GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE COMPANION, GECCO 2022, 2022, :112-115