Study of Fabrication and Reliability for the extremely large 2.5D advanced Package

被引:8
作者
Murai, Kosuke [1 ]
Onozeki, Hitoshi [1 ]
Kang, Dongchul [1 ]
Hirano, Kazue [1 ]
Mitsukura, Kazuyki [1 ]
机构
[1] Resonac Corp, Consortium JOINT2 Jisso Open Innovat Network Tops, Kawasaki, Kanagawa, Japan
来源
2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC | 2023年
关键词
2.5D advanced package; silicon interposer; CUF; MUF; reliability test; organic substrate; warpage; assembly process;
D O I
10.1109/ECTC51909.2023.00155
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Today, various heterogeneously integrated package structures have been studying, for example, 2.1D, 2.3D, and 2.5D advanced package. Especially, the 2.5D package using silicon interposer has emerged as a prospective solution providing high routing density interconnects, improving electrical performance, and minimizing the coefficient of thermal expansion (CTE) mismatch. However, as the package size increases, various challenges need to be solved such as warpage control of interposer and package substrate, besides package level reliability. In this study, assuming an actual package, a test vehicle of extremely large 2.5D structure package with 100 x 100 mm(2) package substrate and 150 x 150 mm(2) motherboard was designed and fabricated, and moreover the thermal reliability was evaluated. The dies were bonded on a silicon interposer by thermal-compression bonding (TCB) and the gap between the dies and the interposer was filled with capillary under fill (CUF) followed by compression-molding (C-mold) with granular epoxy molding compounds. Cu/SnAg bumps with phi 75 mu m in 150 mu m pitch were formed by a conventional semi-additive process (SAP) on the bottom side of the interposer. The interposer with molded dies was successfully bonded to the package substrate by reflow process and the gap between the interposer and package substrate was filled with CUF. After attaching the stiffener and mounting solder balls, the 2.5D advanced package was bonded to the motherboard and this test vehicle passed the 500-cycle thermal cycle test.
引用
收藏
页码:899 / 906
页数:8
相关论文
共 9 条
[1]   Development of novel fine line 2.1 D package with organic interposer using advanced substrate-based process [J].
Chen, Wei-Chung ;
Lee, Chiu-Wen ;
Chung, Min-Hua ;
Wang, Chaung-Chi ;
Huang, Shang-Kun ;
Liao, Yen-Sen ;
Kuo, Hung-Chun ;
Wang, Chen-Chao ;
Tarng, David .
2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, :601-606
[2]   Die Embedding Challenges for EMIB Advanced Packaging Technology [J].
Duan, Gang ;
Kanaoka, Yosuke ;
McRee, Robin ;
Nie, Bai ;
Manepalli, Rahul .
IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, :1-7
[3]   Technology Trends in 2.5D/3D Packaging and Heterogeneous Integration [J].
Kawano, Masaya .
2021 5TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE (EDTM), 2021,
[4]   Cost Effective 2.3D Packaging Solution by using Fanout Panel Level RDL [J].
Kim, Joonsung ;
Choi, Jaehoon ;
Kim, Sanguk ;
Choi, Jooyoung ;
Park, Yongjin ;
Kim, Gyoungbum ;
Kim, Sangyu ;
Park, Sangwook ;
Oh, Hwasub ;
Lee, Seok Won ;
Cho, Taeje ;
Kim, Dong Wook .
IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, :310-314
[5]   Improving flip chip process for large 2.5D molded interposer [J].
Lee, Dongwon ;
Yoon, Soomin ;
Jun, Joonho ;
Park, Jinwoo ;
Lee, Teakhoon ;
Kang, Un-Byoung ;
Lee, Jongho .
IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, :1026-1030
[6]  
Lin HJ, 2021, EL PACKAG TECH CONF, P620, DOI 10.1109/EPTC53413.2021.9663941
[7]  
Lin L, 2013, 2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), P366, DOI 10.1109/ECTC.2013.6575597
[8]   Investigation on Package Warpage and Reliability of the large size 2.5D Molded Interposer on Substrate (MIoS) Package [J].
Nam, Soohyun ;
Kang, Jinhyun ;
Lee, Ilbok ;
Kim, Younglyong ;
Yu, Hae Jung ;
Kim, Dae-Woo .
IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, :643-647
[9]   2.5D and 3D Heterogeneous Integration: Emerging applications [J].
Sheikh F. ;
Nagisetty R. ;
Karnik T. ;
Kehlet D. .
IEEE Solid-State Circuits Magazine, 2021, 13 (04) :77-87