Algorithm-Hardware Co-Design of Split-Radix Discrete Galois Transformation for KyberKEM

被引:4
作者
Li, Guangyan [1 ]
Chen, Donglong [2 ]
Mao, Gaoyu [1 ]
Dai, Wangchen [3 ]
Sanka, Abdurrashid Ibrahim [1 ]
Cheung, Ray C. C. [1 ]
机构
[1] City Univ Hong Kong, Dept Elect Engn, Kowloon Tong, Hong Kong, Peoples R China
[2] BNU HKBU United Int Coll, Fac Sci & Technol, Zhuhai 519088, Guangdong, Peoples R China
[3] Zhejiang Lab, Hangzhou 311121, Zhejiang, Peoples R China
关键词
Discrete galois transform; split-radix; negative wrapped convolution; post-quantum cryptography; key encapsulation mechanism; hardware; FPGA; CRYSTALS-KYBER;
D O I
10.1109/TETC.2023.3270971
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
KyberKEM is one of the final round key encapsulation mechanisms in the NIST post-quantum cryptography competition. Number theoretic transform (NTT), as the computing bottleneck of KyberKEM, has been widely studied. Discrete Galois Transformation (DGT) is a variant of NTT that reduces transform length into half but requires more multiplication operations than the latest NTT algorithm in theoretical analysis. This paper proposes the split-radix DGT, a novel DGT variant utilizing the split-radix method, to reduce the computing complexity without compromising the transform length. Specifically, for length-128 polynomial, the split-radix DGT algorithm saves at least 10% multiplication operations compared with the latest NTT algorithm in theoretical analysis. Furthermore, we proposed a unified split-radix DGT processor with the dedicated stream permutation network for KyberKEM and implemented it on the Xilinx Artix-7 FPGA. The processor achieves at least 49.4% faster transformation and 65.3% faster component-wise multiplication, with at most 87% and 32% LUT-NTT area-time product and LUT-CWM area-time product, compared with the state-of-the-art polynomial multipliers in KyberKEM with the same BFU setting on similar platforms. Lastly, we designed a highly efficient KyberKEM architecture using the proposed split-radix DGT processor. The implementation results on Artix-7 FPGA show significant performance improvements over the state-of-the-art KyberKEM designs.
引用
收藏
页码:824 / 838
页数:15
相关论文
共 32 条
  • [21] An efficient GPU-based parallel tabu search algorithm for hardware/software co-design
    Hou, Neng
    He, Fazhi
    Zhou, Yi
    Chen, Yilin
    FRONTIERS OF COMPUTER SCIENCE, 2020, 14 (05)
  • [22] The Hardware and Algorithm Co-Design for Energy-Efficient DNN Processor on Edge/Mobile Devices
    Lee, Jinsu
    Kang, Sanghoon
    Lee, Jinmook
    Shin, Dongjoo
    Han, Donghyeon
    Yoo, Hoi-Jun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (10) : 3458 - 3470
  • [23] Hardware-Software Co-design of Elliptic Curve Digital Signature Algorithm over Binary Fields
    Panjwani, Bhanu
    Mehta, Deval C.
    2015 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2015, : 1101 - 1106
  • [24] Hardware-Software Co-design of QRD-RLS Algorithm with Microblaze Soft Core Processor
    Lodha, Nupur
    Rai, Nivesh
    Dubey, Rahul
    Venkataraman, Hrishikesh
    INFORMATION SYSTEMS, TECHNOLOGY AND MANAGEMENT-THIRD INTERNATIONAL CONFERENCE, ICISTM 2009, 2009, 31 : 197 - 207
  • [25] DPACS: Hardware Accelerated Dynamic Neural Network Pruning through Algorithm-Architecture Co-design
    Gao, Yizhao
    Zhang, Baoheng
    Qi, Xiaojuan
    So, Hayden Kwok-Hay
    PROCEEDINGS OF THE 28TH ACM INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, VOL 2, ASPLOS 2023, 2023, : 237 - 251
  • [26] Efficient Hardware/Software Co-Design for Post-Quantum Crypto Algorithm SIKE on ARM and RISC-V based Microcontrollers
    Roy, Debapriya Basu
    Fritzmann, Tim
    Sigl, Georg
    2020 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED-DESIGN (ICCAD), 2020,
  • [27] HW/SW co-design of reconfigurable hardware-based genetic algorithm in FPGAs applicable to a variety of problems
    Nambiar, Vishnu P.
    Balakrishnan, Sathivellu
    Khalil-Hani, Mohamed
    Marsono, M. N.
    COMPUTING, 2013, 95 (09) : 863 - 896
  • [28] HW/SW co-design of reconfigurable hardware-based genetic algorithm in FPGAs applicable to a variety of problems
    Vishnu P. Nambiar
    Sathivellu Balakrishnan
    Mohamed Khalil-Hani
    M. N. Marsono
    Computing, 2013, 95 : 863 - 896
  • [29] Algorithm and Hardware Co-Design for FPGA Acceleration of Hamiltonian Monte Carlo Based No-U-Turn Sampler
    Wang, Yu
    Li, Peng
    2021 IEEE 32ND INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2021), 2021, : 9 - 16
  • [30] How to Avoid Zero-Spacing in Fractionally-Strided Convolution? A Hardware-Algorithm Co-Design Methodology
    Meng, Yuan
    Kuppannagari, Sanmukh
    Kannan, Rajgopal
    Prasanna, Viktor
    2021 IEEE 28TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, DATA, AND ANALYTICS (HIPC 2021), 2021, : 81 - 90