An FPGA-Based General-Purpose Feature Detection Algorithm for Space Applications

被引:6
|
作者
Liu, Yunjie [1 ]
Wu, Xiaofeng [1 ]
机构
[1] Univ Sydney, Sch Aerosp Mech & Mechatron Engn, Camperdown, NSW 2006, Australia
关键词
Feature extraction; Stars; Feature detection; Field programmable gate arrays; Hardware; Satellites; Approximation algorithms; Field-programmable gate array (FPGA); feature detection; fixed-point arithmetic; parallel; pipelining; speeded-up robust features (SURF); POSE ESTIMATION; ARCHITECTURE; SCALE; IMAGE; DESIGN;
D O I
10.1109/TAES.2022.3188232
中图分类号
V [航空、航天];
学科分类号
08 ; 0825 ;
摘要
Spacecraft takes images for applications/missions like attitude determination, astronomy, and space situational awareness. Feature detection is a primary operation in vision-based processing systems. Although different feature detection algorithms are used for specific purposes, they need to achieve invariance by scaling, rotation, and other interference, and output robust results. This article develops a general-purpose feature detection hardware architecture based on the speeded-up robust features (SURF) algorithm. On the other hand, the efficiency of the algorithm can affect the overall system performance to a large extent, especially in real-time operations. This article presents an field-programmable gate array (FPGA)-based implementation of a modified SURF algorithm. The advantages of FPGAs including parallel and pipelining, fixed-point arithmetic, and bitwise operations are fully applied to improve the performance and efficiency of the system in terms of power consumption, and resource utilization.
引用
收藏
页码:98 / 108
页数:11
相关论文
共 50 条
  • [1] FPGA-Based Compact Differential Evolution for General-Purpose Optimization in Resource-Constrained Devices
    Pan, Jeng-Shyang
    Song, Pei-Cheng
    Chou, Jyh-Horng
    Watada, Junzo
    Chu, Shu-Chuan
    IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2024, 20 (04) : 6781 - 6790
  • [2] Development and Implementation of Parameterized FPGA-Based General Purpose Neural Networks for Online Applications
    Gomperts, Alexander
    Ukil, Abhisek
    Zurfluh, Franz
    IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2011, 7 (01) : 78 - 89
  • [3] Customizable FPGA IP Core Implementation of a General-Purpose Genetic Algorithm Engine
    Fernando, Pradeep R.
    Katkoori, Srinivas
    Keymeulen, Didier
    Zebulum, Ricardo
    Stoica, Adrian
    IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION, 2010, 14 (01) : 133 - 149
  • [4] An FPGA-Based Simple RGB-HSI Space Conversion Algorithm for Hardware Image Processing
    Zhi, Shuaiqing
    Cui, Yani
    Deng, Jiaxian
    Du, Wencai
    IEEE ACCESS, 2020, 8 (08): : 173838 - 173853
  • [5] FPGA-based object detection processor with HOG feature and SVM classifier
    An, Fengwei
    Xu, Peng
    Xiao, Zhihua
    Wang, Chao
    32ND IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (IEEE SOCC 2019), 2019, : 187 - 190
  • [6] Design and implementation of a hybrid DPWM under 50 ps resolution based on general-purpose FPGA
    Yu, Limin
    Xu, Shen
    Zhang, Huaxin
    Shi, Longxing
    Sun, Weifeng
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2021, 49 (01) : 114 - 127
  • [7] General-Purpose Algorithm for Two-Material Minimum Feature Size Enforcement of Freeform Nanophotonic Devices
    Jenkins, Ronald P.
    Campbell, Sawyer D.
    Werner, Douglas H.
    ACS PHOTONICS, 2023, 10 (04): : 845 - 853
  • [8] An FPGA-Based Accelerated Optimization Algorithm for Real-Time Applications
    Psarakis, Mihalis
    Dounis, Anastasios
    Almabrok, Abdoalnasir
    Stavrinidis, Stavros
    Gkekas, Georgios
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2020, 92 (10): : 1155 - 1176
  • [9] A FPGA-based state space controller
    Ananthan, T.
    INTERNATIONAL JOURNAL OF AUTOMATION AND CONTROL, 2019, 13 (01) : 84 - 100
  • [10] Fast FPGA-Based Multiobject Feature Extraction
    Gu, Qingyi
    Takaki, Takeshi
    Ishii, Idaku
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2013, 23 (01) : 30 - 45