A congestion-aware OE router employing fair arbitration for network-on-chip

被引:0
作者
Lu Liu [1 ]
Yadong Sun [1 ]
Zhangming Zhu [1 ]
Yintang Yang [1 ]
机构
[1] School of Microelectronics, Xidian University
基金
中国国家自然科学基金;
关键词
network-on-chip; odd-even turn model; congestion-aware router; fair arbitration;
D O I
暂无
中图分类号
TN47 [大规模集成电路、超大规模集成电路];
学科分类号
080903 ; 1401 ;
摘要
To meet the demand for high on-chip network performance, flexible routing algorithms supplying path diversity and congestion alleviation are required. We propose a CAOE-FA router as a combination of congestionawareness and fair arbitration. Buffer occupancies from downstream neighbors are collected to indicate the congestion levels, among the candidate outputs permitted by the odd-even(OE) turn model, the lightest loaded direction is selected; fair arbitration is employed for the condition of the same congestion level to replace random selection. Experimental results show that the CAOE-FA can reduce the average packet latency by up to 22.18% and improve the network throughput by up to 68.58%, with ignorable price of hardware cost.
引用
收藏
页码:196 / 202
页数:7
相关论文
共 13 条
  • [1] A low overhead load balancing router for network-on-chip[J]. 周小锋,刘露,朱樟明,周端.Journal of Semiconductors. 2016(11)
  • [2] A fair arbitration for Network-on-Chip routing with odd-even turn model[J] . Lu Liu,Zhangming Zhu,Duan Zhou,Yintang Yang.Microelectronics Journal . 2017
  • [3] BiLink: A High Performance NoC Router Architecture using Bi-directional Link with Double Data Rate[J] . Jingyang Zhu,Zhiliang Qian,Chi-Ying Tsui.Integration, the VLSI Journal . 2016
  • [4] GCA:Global Congestion Awareness for Load Balance in Networks-on-Chip[J] . Ramakrishna,Mukund,Kodati,Vamsi Krishna,Gratz,Paul V.,Sprintson,Alexander.IEEE Transactions on Parallel and Distributed Systems: A Publication of the IEEE Computer Society . 2016 (7)
  • [5] Process Variation Delay and Congestion Aware Routing Algorithm for Asynchronous NoC Design
    Ezz-Eldin, Rabab
    El-Moursy, Magdy A.
    Hamed, Hesham F. A.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (03) : 909 - 919
  • [6] A Holistic Approach Towards Intelligent Hotspot Prevention in Network-on-Chip-Based Multicores
    Soteriou, Vassos
    Theocharides, Theocharis
    Kakoulli, Elena
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2016, 65 (03) : 819 - 833
  • [7] The Hamiltonian-based odd–even turn model for maximally adaptive routing in 2D mesh networks-on-chip[J] . Poona Bahrebar,Dirk Stroobandt.Computers and Electrical Engineering . 2015
  • [8] P2R2: Parallel Pseudo-Round-Robin arbiter for high performance NoCs[J] . Ramin Bashizade,Hamid Sarbazi-Azad.Integration, the VLSI Journal . 2015
  • [9] An Offline Method for Designing Adaptive Routing Based on Pressure Model
    Tang, Minghua
    Lin, Xiaola
    Palesi, Maurizio
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (02) : 307 - 320
  • [10] A Decision Procedure for Deadlock-Free Routing in Wormhole Networks
    Verbeek, Freek
    Schmaltz, Julien
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2014, 25 (08) : 1935 - 1944