Interface dipole engineering in metal gate/high-k stacks

被引:0
|
作者
CHU Paul K [1 ]
机构
[1] Department of Physics and Materials Science, City University of Hong Kong
基金
中国国家自然科学基金;
关键词
high-k dielectrics; metal gate; interface dipole; MOS stack; effective work function;
D O I
暂无
中图分类号
TN386 [场效应器件];
学科分类号
0805 ; 080501 ; 080502 ; 080903 ;
摘要
Although metal gate/high-k stacks are commonly used in metal-oxide-semiconductor field-effect-transistors (MOSFETs) in the 45 nm technology node and beyond,there are still many challenges to be solved.Among the various technologies to tackle these problems,interface dipole engineering (IDE) is an effective method to improve the performance,particularly,modulating the effective work function (EWF) of metal gates.Because of the different electronegativity of the various atoms in the interfacial layer,a dipole layer with an electric filed can be formed altering the band alignment in the MOS stack.This paper reviews the interface dipole formation induced by different elements,recent progresses in metal gate/high-k MOS stacks with IDE on EWF modulation,and mechanism of IDE.
引用
收藏
页码:2872 / 2878
页数:7
相关论文
共 50 条
  • [1] Interface dipole engineering in metal gate/high-k stacks
    Huang AnPing
    Zheng XiaoHu
    Xiao ZhiSong
    Wang Mei
    Di ZengFeng
    Chu, Paul K.
    CHINESE SCIENCE BULLETIN, 2012, 57 (22): : 2872 - 2878
  • [2] Atomic Layer Deposition-based Interface Engineering for High-k/Metal Gate Stacks
    Oestling, M.
    Henkel, C.
    Litta, E. Dentoni
    Malm, G. B.
    Hellstroem, P. -E.
    Naiini, M.
    Olyaei, M.
    Vaziri, S.
    Bethge, O.
    Bertagnolli, E.
    Lemme, M. C.
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 507 - 510
  • [3] Band engineering in the high-k dielectrics gate stacks
    Wang, S. J.
    Dong, Y. F.
    Feng, Y. P.
    Huan, A. C. H.
    MICROELECTRONIC ENGINEERING, 2007, 84 (9-10) : 2332 - 2335
  • [4] Carrier scattering in high-k/metal gate stacks
    Zeng, Zaiping
    Triozon, Francois
    Niquet, Yann-Michel
    JOURNAL OF APPLIED PHYSICS, 2017, 121 (11)
  • [5] The Effect of Interface Thickness of High-k/Metal Gate Stacks on NFET Dielectric Reliability
    Linder, Barry P.
    Cartier, Eduard
    Krishnan, Siddarth
    Stathis, James H.
    Kerber, Andreas
    2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 510 - +
  • [6] High-k/Metal Gate Stacks in Gate First and Replacement Gate Schemes
    Kesapragada, Sree
    Wang, Rongjun
    Liu, Dave
    Liu, Guojun
    Xie, Zhigang
    Ge, Zhenbin
    Yang, Haichun
    Lei, Yu
    Lu, Xinliang
    Tang, Xianmin
    Lei, Jianxin
    Allen, Miller
    Gandikota, Srinivas
    Moraes, Kevin
    Hung, Steven
    Yoshida, Naomi
    Chang, Chorng-Ping
    2010 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE, 2010, : 256 - 259
  • [7] Counter Dipole Layer Formation in Multilayer High-k Gate Stacks
    Hibino, Shinya
    Nishimura, Tomonori
    Nagashio, Kosuke
    Kita, Koji
    Toriumi, Akira
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2012, 51 (08)
  • [8] Formation of Dipole Layers at Oxide Interfaces in High-k Gate Stacks
    Kita, Koji
    Zhu, Li Qiang
    Nishimura, Tomonori
    Nagashio, Kosuke
    Toriumi, Akira
    SIGE, GE, AND RELATED COMPOUNDS 4: MATERIALS, PROCESSING, AND DEVICES, 2010, 33 (06): : 463 - 477
  • [9] Review of reliability issues in high-k/metal gate stacks
    Degraeve, R.
    Aoulaiche, M.
    Kaczer, B.
    Roussel, Ph.
    Kauerauf, T.
    Sahhaf, S.
    Groeseneken, G.
    IPFA 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2008, : 239 - +
  • [10] Integration of high-k/metal gate stacks for CMOS application
    Chen, D. Y.
    Lin, C. T.
    Hsu, Y. R.
    Chang, C. H.
    Wang, H. Y.
    Chiu, Y. S.
    Yu, C. H.
    2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 148 - 149