An enhanced high-speed multi-digit BCD adder using quantum-dot cellular automata

被引:1
作者
DAjitha [1 ]
KVRamanaiah [2 ]
VSumalatha [1 ]
机构
[1] ElectronicsandCommunicationEngineering,JNTUACollegeofEngineering
[2] ElectronicsandCommunicationEngineering,YSREngineeringCollegeofYogiVemanaUniversity
关键词
quantum-dot cellular automata(QCA); nanotechnology; majority gate; BCD/decimal adder; multidigit BCD adder;
D O I
暂无
中图分类号
TP342.2 [];
学科分类号
081201 ;
摘要
The advent of development of high-performance, low-power digital circuits is achieved by a suitable emerging nanodevice called quantum-dot cellular automata(QCA). Even though many efficient arithmetic circuits were designed using QCA, there is still a challenge to implement high-speed circuits in an optimized manner.Among these circuits, one of the essential structures is a parallel multi-digit decimal adder unit with significant speed which is very attractive for future environments. To achieve high speed, a new correction logic formulation method is proposed for single and multi-digit BCD adder. The proposed enhanced single-digit BCD adder(ESDBA)is 26% faster than the carry flow adder(CFA)-based BCD adder. The multi-digit operations are also performed using the proposed ESDBA, which is cascaded innovatively. The enhanced multi-digit BCD adder(EMDBA) performs two 4-digit and two 8-digit BCD addition 50% faster than the CFA-based BCD adder with the nominal overhead of the area. The EMDBA performs two 4-digit BCD addition 24% faster with 23% decrease in the area, similarly for 8-digit operation the EMDBA achieves 36% increase in speed with 21% less area compared to the existing carry look ahead(CLA)-based BCD adder design. The proposed multi-digit adder produces significantly less delay of(N – 1)+3.5 clock cycles compared to the N*One digit BCD adder delay required by the conventional BCD adder method. It is observed that as per our knowledge this is the first innovative proposal for multi-digit BCD addition using QCA.
引用
收藏
页码:42 / 50
页数:9
相关论文
共 4 条
[1]  
Adder design using a 5-input majority gate in a novel “multilayer gate design paradigm” for quantum dot cellular automata circuits[J]. Rohit Kumar,Bahniman Ghosh,Shoubhik Gupta.Journal of Semiconductors. 2015(04)
[2]  
Problems in designing with QCAs: Layout = Timing[J] . Michael T.Niemier,Peter M.Kogge.Int. J. Circ. Theor. Appl. . 2001 (1)
[3]  
Alternative geometry for quantum-dot cellular automata .2 Gin,Aaron,Tougaw,P.Douglas,Williams,Sara. Journal of Applied Physics . 1999
[4]  
Design tools for an emerging SoC technology: Quantum-dot cellular automata .2 Walus,Konrad,Jullien,Graham A. Proceedings of the IEEE . 2006