A fractional-N frequency synthesizer for WCDMA/Bluetooth/ZigBee applications

被引：2

作者：

周春元 ^{[1
]}

李国林 ^{[2
]}

张春 ^{[1
]}

池保勇 ^{[1
]}

李冬梅 ^{[2
]}

王志华 ^{[1
]}

机构：

[1] Institute of Microelectronics Tsinghua University

[2] Department of Electronic Engineering, Tsinghua University

来源：

半导体学报 | 2009年 / 30卷 / 07期

关键词：

multi-standard; PLL; frequency synthesizers; VCO;

D O I：

暂无

中图分类号：

TN929.5 [移动通信];

学科分类号：

080402 ; 080904 ; 0810 ; 081001 ;

摘要：

A triple-mode fractional-N frequency synthesizer with a noise-filter voltage controlled oscillator(VCO) for WCDMA/Bluetooth/ZigBee applications has been implemented in 0.18-μm RF-CMOS technology.The proposed synthesizer achieves a good phase noise lower than-80 dBc/Hz in band and-115 dBc/Hz @ 1 MHz for the three modes, and only draws 21 mA from a 1.8 V supply.It has a high hardware sharing and a small size, only 1.5 × 1.4 mm2.The system architecture, circuit design, and measured results are also presented.

引用

页码：112 / 116

页数：5

共 8 条

[1]

A Modeling Approach for Fractional-NFrequency Synthesizers Allowing Straightforward Noise Analysis. M.H. Perrott,M.D. Trott. IEEE Journal of Solid State Circuits . 2002

[2]

A 1mW Current-Reuse CMOS Differential LC-VCO with Low Phase Noise. Seok-Ju Yun,So-Bong Shin,Hyung-Chul Choi,Sang-Gug Lee. ISSCC 2005/SESSION 29/RF TECHNIQUES/ .

[3]

A CMOS triple-band fractional-N frequency syn- thesizer for GSM/GPRS/EDGE applications. Wu P,He K. International Symposium on Circuits and Systems . 2001

[4]

A fully integrated dual-mode frequency synthesizer for GSM and wideband CDMA in 0.5 μmCMOS. Tang Y,Aktas A,Ismail M, et al. IEEE Circuits and Systems Magazine . 2001

[5]

A family of lowpower truly modular programmable dividers in standard 0. 35 m CMOS Tech. Vaucher C S,Ferencic I,Locher M,et al. IEEE Journal of Solid State Circuits . 2000

[6]

A40-GHz fre-quency divider in90-nm CMOS technology. USAMA M,,KWASNIEWSKI T A. IEEE North-East Workshop on Circuits and Systems . 2006

[7]

Design of high-performance CMOS charge pump in phase-locked loops. Rhee W. International Symposium on Circuits and Systems . 1999

[8]

A filtering technique to lower LC oscillator phase noise. Hegazi E,Sjoland H,Abidi A A. IEEE Journal of Solid State Circuits . 2001

← 1 →