High performance 20 nm GaSb/InAs junctionless tunnel field effect transistor for low power supply

被引:0
作者
Pranav Kumar Asthana [1 ]
机构
[1] Department of Electrical Engineering,Indian Institute of Technology Kanpur
关键词
band tunneling(BTBT); tunnel field effect transistor(TFET); junctionless tunnel field effect transistor(JLTFET); ION/IOFF ratio; low power; digital switching;
D O I
暂无
中图分类号
TN386 [场效应器件];
学科分类号
0805 ; 080501 ; 080502 ; 080903 ;
摘要
We present a GaSb/In As junctionless tunnel FET and investigate its static device characteristics. The proposed structure presents tremendous performance at a very low supply voltage of 0.4 V. The key idea is to the present device architecture, which can be exploited as a digital switching device for sub 20 nm technology.Numerical simulations resulted in an IOFF of 8×10-17A/ m, ION of 9 A/ m, ION/IOFF of 1×1011,subthreshold slope of 9.33 m V/dec and DIBL of 87 m V/V for GaSb/InAs JLTFET at a temperature of 300 K,gate length of 20 nm, HfO2 gate dielectric thickness of 2 nm, film thickness of 10 nm, low-k spacer thickness of 10 nm and VDD of 0.4 V.
引用
收藏
页码:60 / 65
页数:6
相关论文
共 5 条
[1]   Performance estimation of sub-30 nm junctionless tunnel FET (JLTFET) [J].
Bal, Punyasloka ;
Akram, M. W. ;
Mondal, Partha ;
Ghosh, Bahniman .
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2013, 12 (04) :782-789
[2]   InAs/AlGaSb heterojunction tunnel field-effect transistor with tunnelling in-line with the gate field [J].
Li, Rui ;
Lu, Yeqing ;
Chae, Soo Doo ;
Zhou, Guangle ;
Liu, Qingmin ;
Chen, Chen ;
Rahman, M. Shahriar ;
Vasen, Tim ;
Zhang, Qin ;
Fay, Patrick ;
Kosel, Tom ;
Wistey, Mark ;
Xing, Huili ;
Koswatta, Siyuranga ;
Seabaugh, Alan .
PHYSICA STATUS SOLIDI C: CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 9, NO 2, 2012, 9 (02) :389-392
[3]  
Performance estimation of junctionless multigate transistors[J] . Chi-Woo Lee,Isabelle Ferain,Aryan Afzalian,Ran Yan,Nima Dehdashti Akhavan,Pedram Razavi,Jean-Pierre Colinge.Solid State Electronics . 2009 (2)
[4]  
ATLAS Device Simulation Software .2 . 2012
[5]  
Fabrication of vertical In As–Si heterojunction tunnel field effect transistors .2 Schmid H,Moselund K E,Bjork M T,et al. Device Research Conference (DRC) . 2011