A novel latch-up free SCR-LDMOS with high holding voltage for a power-rail ESD clamp

被引：0
|
作者：
潘红伟 [1 ]
刘斯扬 [1 ]
孙伟锋 [1 ]
机构：
[1] National ASIC System Engineering Research Center,Southeast University
来源：
Journal of Semiconductors | 2013年 / 01期
关键词：
ESD protection; ESD robustness; SCR-LDMOS; latch-up; holding voltage;
D O I：
暂无
中图分类号：
TN386.1 [金属-氧化物-半导体（MOS）器件];
学科分类号：
0805 ; 080501 ; 080502 ; 080903 ;
摘要：
The low snapback holding voltage of the SCR-LDMOS device makes it susceptible to latch-up failure,when used in power-rail ESD(electro-static discharge) clamp circuits.In order to eliminate latch-up risk,this work presents a novel SCR-LDMOS structure with an N-type implantation layer to achieve a 17 V holding voltage and a 5.2 A second breakdown current.The device has been validated using TLP measurement analysis and is applied to a power-rail ESD clamp in half-bridge driver ICs.
引用
收藏
页码：53 / 57
页数：5
相关论文
共 50 条
  • [41] A False Trigger-Strengthened and Area-Saving Power-Rail Clamp Circuit with High ESD Performance
    Ma, Boyang
    Chen, Shupeng
    Wang, Shulong
    Qian, Lingli
    Han, Zeen
    Huang, Wei
    Fu, Xiaojun
    Liu, Hongxia
    MICROMACHINES, 2023, 14 (06)
  • [42] Novel silicon-controlled rectifier (SCR) for digital and high-voltage ESD power supply clamp
    Peng Zhang
    Yuan Wang
    Xing Zhang
    XiaoHua Ma
    Yue Hao
    Science China Information Sciences, 2014, 57 : 1 - 6
  • [43] Novel silicon-controlled rectifier (SCR) for digital and high-voltage ESD power supply clamp
    Zhang Peng
    Wang Yuan
    Zhang Xing
    Ma XiaoHua
    Hao Yue
    SCIENCE CHINA-INFORMATION SCIENCES, 2014, 57 (02) : 1 - 6
  • [44] Novel silicon-controlled rectifier(SCR) for digital and high-voltage ESD power supply clamp
    ZHANG Peng
    WANG Yuan
    ZHANG Xing
    MA XiaoHua
    HAO Yue
    ScienceChina(InformationSciences), 2014, 57 (02) : 291 - 296
  • [45] A device level negative feedback in the emitter line of SCR-structures as a method to realize latch-up free ESD protection
    Concannon, A
    Vashchenko, VA
    ter Beek, M
    Hopper, P
    41ST ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2003, : 105 - 111
  • [46] A Robust Scalable ESD Protection Device integrating Drain side Floating P plus Diffusion with tunable ESD Design Window and effective Latch-up immunity for High-Voltage Power Clamp applications
    Mahajan, Prantik
    Suresh, Satya
    Low, Xiao Mei Elaine
    Hwang, Kyong Jin
    Gauthier, Robert
    2022 44TH ANNUAL EOS/ESD SYMPOSIUM (EOS/ESD), 2022,
  • [47] Design of a novel static-triggered power-rail ESD clamp circuit in a 65-nm CMOS process
    Lu, Guangyi
    Wang, Yuan
    Zhang, Lizhong
    Cao, Jian
    Zhang, Xing
    SCIENCE CHINA-INFORMATION SCIENCES, 2016, 59 (12)
  • [48] RC-Embedded LDMOS-SCR With High Holding Current for High-Voltage I/O ESD Protection
    Liang, Hailian
    Gu, Xiaofeng
    Dong, Shurong
    Liou, Juin J.
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2015, 15 (04) : 495 - 499
  • [49] Area-Efficient Power-Rail ESD Clamp Circuit with SCR Device Embedded into ESD-Transient Detection Circuit in a 65nm CMOS Process
    Yeh, Chih-Ting
    Ker, Ming-Dou
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [50] Design of a novel static-triggered power-rail ESD clamp circuit in a 65-nm CMOS process
    Guangyi LU
    Yuan WANG
    Lizhong ZHANG
    Jian CAO
    Xing ZHANG
    ScienceChina(InformationSciences), 2016, 59 (12) : 170 - 178
12345