A novel latch-up free SCR-LDMOS with high holding voltage for a power-rail ESD clamp

被引：0
|
作者：
潘红伟 [1 ]
刘斯扬 [1 ]
孙伟锋 [1 ]
机构：
[1] National ASIC System Engineering Research Center,Southeast University
来源：
Journal of Semiconductors | 2013年 / 01期
关键词：
ESD protection; ESD robustness; SCR-LDMOS; latch-up; holding voltage;
D O I：
暂无
中图分类号：
TN386.1 [金属-氧化物-半导体（MOS）器件];
学科分类号：
0805 ; 080501 ; 080502 ; 080903 ;
摘要：
The low snapback holding voltage of the SCR-LDMOS device makes it susceptible to latch-up failure,when used in power-rail ESD(electro-static discharge) clamp circuits.In order to eliminate latch-up risk,this work presents a novel SCR-LDMOS structure with an N-type implantation layer to achieve a 17 V holding voltage and a 5.2 A second breakdown current.The device has been validated using TLP measurement analysis and is applied to a power-rail ESD clamp in half-bridge driver ICs.
引用
收藏
页码：53 / 57
页数：5
相关论文
共 25 条
  • [1] A novel latch-up free SCR-LDMOS with high holding voltage for a power-rail ESD clamp
    Pan Hongwei
    Liu Siyang
    Sun Weifeng
    JOURNAL OF SEMICONDUCTORS, 2013, 34 (01)
  • [2] Novel High Holding Voltage SCR with Embedded Carrier Recombination Structure for Latch-up Immune and Robust ESD Protection
    Zhuo Wang
    Zhao Qi
    Longfei Liang
    Ming Qiao
    Zhaoji Li
    Bo Zhang
    Nanoscale Research Letters, 2019, 14
  • [3] Optimization of the drain-side configuration in ESD-protection SCR-LDMOS for high holding-voltage applications
    Zunarelli, L.
    Rotorato, S.
    Gnani, E.
    Reggiani, S.
    Sankaralingam, R.
    Dissegna, M.
    Boselli, G.
    MICROELECTRONICS RELIABILITY, 2025, 168
  • [4] High Holding Voltage SCR with Shunt-transistors to Avoid the Latch-up Effect
    Huang Xiaozong
    Liu Zhiwei
    Fan, Liu
    Hui, Cheng
    Liou, J. J.
    7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016, 2016,
  • [5] SCR stacking structure with high holding voltage for high voltage power clamp
    Won, Jong-il
    Jung, Jin-Woo
    Koo, Yong-Seo
    IEICE ELECTRONICS EXPRESS, 2011, 8 (16): : 1260 - 1266
  • [6] Novel substrate trigger SCR-LDMOS stacking structure for high-voltage ESD protection application
    Ma Jin-Rong
    Qiao Ming
    Zhang Bo
    CHINESE PHYSICS B, 2015, 24 (04)
  • [7] Novel substrate trigger SCR-LDMOS stacking structure for high-voltage ESD protection application
    马金荣
    乔明
    张波
    Chinese Physics B, 2015, (04) : 398 - 402
  • [8] Capacitor-Less Design of Power-Rail ESD Clamp Circuit With Adjustable Holding Voltage for On-Chip ESD Protection
    Yeh, Chih-Ting
    Ker, Ming-Dou
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (11) : 2476 - 2486
  • [9] Latch-up Free ESD Protection Design With SCR Structure in Advanced CMOS Technology
    Wang, Chang-Tzu
    Tang, Tien-Hao
    Su, Kuan-Cheng
    2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2011,
  • [10] Investigation on LDMOS-SCR with high holding current for high voltage ESD protection
    Liang, Hailian
    Si, Xiuwen
    Gu, Xiaofeng
    Cao, Huafeng
    Zhang, Yun
    MICROELECTRONICS RELIABILITY, 2016, 61 : 120 - 124
123