Design of novel,semi-transparent flip-flops (STFF) for high speed and low power application

被引：0

作者：

LI XiaYu JIA SongLIU LiMinWANG Yuan ZHANG GangGang Key Laboratory of Microelectronics Devices and CircuitsMOEDepartment of MicroelectronicsPeking UniversityBeijing China ^{[100871
]}

机构：

来源：

ScienceChina(InformationSciences) | 2012年 / 55卷 / 10期

关键词：

flip-flop; semi-transparent; high speed; low power;

D O I：

暂无

中图分类号：

TN783 [触发器];

学科分类号：

080902 ;

摘要：

This paper presents a novel,semi-transparent structure to implement single-edge and dual-edge triggered flip-flops.These two novel flip-flops can achieve high speed and low power due to their short data paths and fewer redundant transitions.Simulation results show that the proposed semi-transparent flip-flop and dual-edge triggered semi-transparent flip-flop perform best compared with conventional flip-flops.STFF reduces the power-delay-product 33.1% compared with Antonio's sense amplifier based flip-flop.DSTFF improves the PDP 9.1% and 47.8% as compared with dual-edge triggered sense amplifier based flip-flop and high speed dual-edge triggered modified hybrid latch flip-flop respectively.

引用

页码：2390 / 2398

页数：9

共 50 条

[41] Design and Simulation of New High Speed, Low Power D-Flip-Flops, Implemented Using Graphene Nanoribbon and Carbon Nanotube Field Effect Transistors [J].

Fereidounpour, Hoda ;

Yasrebi, Navid ;

Pakniat, Hossein .

IRANIAN JOURNAL OF SCIENCE AND TECHNOLOGY-TRANSACTIONS OF ELECTRICAL ENGINEERING, 2024, 48 (04) :1629-1641

[42] Comparing the performance of a low-power high speed flip-flop in bulk and SOI technologies [J].

Forouzandeh, B. ;

Seyedi, A. S. .

PROCEEDINGS OF THE INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, :251-+

[43] Novel Low-Complexity and Low-Power Flip-Flop Design [J].

Lin, Jin-Fa ;

Hong, Zheng-Jie ;

Tsai, Chang-Ming ;

Wu, Bo-Cheng ;

Yu, Shao-Wei .

ELECTRONICS, 2020, 9 (05)

[44] Design and analysis of ultra-low power 18T adaptive data track flip-flop for high-speed application [J].

Mishra, Alok Kumar ;

Vaithiyanathan, Dhandapani ;

Chopra, Urvashi .

INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2021, 49 (11) :3733-3747

[45] A novel low power and high speed double edge explicit pulse triggered level converter flip-flop [J].

Razmdideh, Ramin ;

Saneei, Mohsen .

INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2015, 43 (04) :516-523

[46] A low power, high speed threshold logic and its application to the design of novel carry lookahead adders [J].

Celinski, P ;

López, JF ;

Al-Sarawi, S ;

Abbott, D .

ELECTRONICS AND STRUCTURES FOR MEMS II, 2001, 4591 :258-265

[47] A novel low power flip-flop design using footless scheme [J].

Jin-Fa Lin ;

Ming-Yan Tsai ;

Ching-Sheng Chang ;

Yu-Ming Tsai .

Analog Integrated Circuits and Signal Processing, 2018, 97 :365-370

[48] A novel low power flip-flop design using footless scheme [J].

Lin, Jin-Fa ;

Tsai, Ming-Yan ;

Chang, Ching-Sheng ;

Tsai, Yu-Ming .

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2018, 97 (02) :365-370

[49] Design and Implementation of Complex Multiplier with Low Power and High Speed [J].

Duy Manh Thi Nguyen ;

Pham Minh Man Nguyen ;

Hieu-Truong Ngo ;

Minh-Son Nguyen .

2021 15TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND APPLICATIONS (ACOMP 2021), 2021, :215-219

[50] High Speed, Low-Power, Area Efficient Charge- Pump Design for PLL Application [J].

Khalid, Nashra ;

Chauhan, Ram Chandra Singh .

JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2023, 17 (01) :73-95

← 1 2 3 4 5 →