Design of novel,semi-transparent flip-flops (STFF) for high speed and low power application

被引：0

作者：

LI XiaYu JIA SongLIU LiMinWANG Yuan ZHANG GangGang Key Laboratory of Microelectronics Devices and CircuitsMOEDepartment of MicroelectronicsPeking UniversityBeijing China ^{[100871
]}

机构：

来源：

ScienceChina(InformationSciences) | 2012年 / 55卷 / 10期

关键词：

flip-flop; semi-transparent; high speed; low power;

D O I：

暂无

中图分类号：

TN783 [触发器];

学科分类号：

080902 ;

摘要：

This paper presents a novel,semi-transparent structure to implement single-edge and dual-edge triggered flip-flops.These two novel flip-flops can achieve high speed and low power due to their short data paths and fewer redundant transitions.Simulation results show that the proposed semi-transparent flip-flop and dual-edge triggered semi-transparent flip-flop perform best compared with conventional flip-flops.STFF reduces the power-delay-product 33.1% compared with Antonio's sense amplifier based flip-flop.DSTFF improves the PDP 9.1% and 47.8% as compared with dual-edge triggered sense amplifier based flip-flop and high speed dual-edge triggered modified hybrid latch flip-flop respectively.

引用

页码：2390 / 2398

页数：9

共 50 条

[31] Allocation of Multibit Retention Flip-Flops for Power Gated Circuits: Algorithm-Design Unified Approach [J].

Hyun, Gyounghwan ;

Kim, Taewahn .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 40 (05) :892-903

[32] Radiation Hardened Flip-Flops with low Area, Delay and Power Overheads in a 65 nm bulk process [J].

Sugitani, Shotaro ;

Nakajima, Ryuichi ;

Yoshida, Keita ;

Furuta, Jun ;

Kobayashi, Kazutoshi .

2023 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS, 2023,

[33] Low-Power Resonant Clocking Using Soft Error Robust Energy Recovery Flip-Flops [J].

Riadul Islam .

Journal of Electronic Testing, 2018, 34 :471-485

[34] Low-Power Resonant Clocking Using Soft Error Robust Energy Recovery Flip-Flops [J].

Islam, Riadul .

JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2018, 34 (04) :471-485

[35] Design and Analysis of Power Efficient TG Based Dual Edge Triggered Flip-Flops with Stacking Technique [J].

Sabu, Neethu Anna ;

Batri, K. .

JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (08)

[36] Physical Design Aware Selection of Energy-Efficient and Low-Energy Nanometer Flip-Flops [J].

Alioto, Massimo ;

Consoli, Elio ;

Palumbo, Gaetano .

2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2010, :60-63

[37] Design of novel D flip-flops with set and reset abilities in quantum-dot cellular automata nanotechnology [J].

Binaei, Reza ;

Gholami, Mohammad .

COMPUTERS & ELECTRICAL ENGINEERING, 2019, 74 :259-272

[38] A novel high-speed low-power sense-amplifier-based flip-flop for digital circuits application [J].

Yuan, Ang ;

Zhao, Huidong ;

Li, Zhi ;

Qiao, Shushan .

IEICE ELECTRONICS EXPRESS, 2023,

[39] A novel high-speed low-power sense-amplifier-based flip-flop for digital circuits application [J].

Yuan, Ang ;

Zhao, Huidong ;

Li, Zhi ;

Qiao, Shushan .

IEICE ELECTRONICS EXPRESS, 2023, 20 (23)

[40] Novel explicit pulse-based flip-flop for high speed and low power SoCs [J].

Kang, Sung-Chan ;

Jung, Byung-Hwa ;

Kong, Bai-Sun .

IEICE ELECTRONICS EXPRESS, 2007, 4 (23) :731-737

← 1 2 3 4 5 →