Design of novel,semi-transparent flip-flops (STFF) for high speed and low power application

被引：0
作者：
LI XiaYu
机构：
来源：
Science China(Information Sciences) | 2012年 / 55卷 / 10期
关键词：
flip-flop; semi-transparent; high speed; low power;
D O I：
暂无
中图分类号：
TN783 [触发器];
学科分类号：
080902 ;
摘要：
This paper presents a novel,semi-transparent structure to implement single-edge and dual-edge triggered flip-flops.These two novel flip-flops can achieve high speed and low power due to their short data paths and fewer redundant transitions.Simulation results show that the proposed semi-transparent flip-flop and dual-edge triggered semi-transparent flip-flop perform best compared with conventional flip-flops.STFF reduces the power-delay-product 33.1% compared with Antonio’s sense amplifier based flip-flop.DSTFF improves the PDP 9.1% and 47.8% as compared with dual-edge triggered sense amplifier based flip-flop and high speed dual-edge triggered modified hybrid latch flip-flop respectively.
引用
收藏
页码：2390 / 2398
页数：9
相关论文
共 50 条
  • [21] Design of Logic Gates and Flip-Flops in High-performance FinFET Technology
    Bhoj, Ajay N.
    Jha, Niraj K.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (11) : 1975 - 1988
  • [22] Adiabatic Flip-Flops and Sequential Circuit Design using Novel Resettable Adiabatic Buffers
    Maheshwari, Sachin
    Bartlett, V. A.
    Kale, Izzet
    2017 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2017,
  • [23] Allocation of Multi-bit Flip-Flops Targeting Low-Power Chips
    Kim, Jinmyoung
    Kim, Taewhan
    2023 20TH INTERNATIONAL SOC DESIGN CONFERENCE, ISOCC, 2023, : 121 - 122
  • [24] Reconsidering High-Speed Design Criteria for Transmission-Gate-Based Master-Slave Flip-Flops
    Consoli, Elio
    Palumbo, Gaetano
    Pennisi, Melita
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (02) : 284 - 295
  • [25] Design of Ultra-low-leakage Logic Gates and Flip-flops in High-performance FinFET Technology
    Bhoj, Ajay N.
    Jha, Niraj K.
    2011 12TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2011, : 695 - 702
  • [26] New Low Glitch and Low Power DET Flip-Flops Using Multiple C-Elements
    Lapshev, Stepan
    Hasan, S. M. Rezaul
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2016, 63 (10) : 1673 - 1681
  • [27] Impact of Process Variation on Timing Characteristics of MTCMOS Flip-Flops for Low-Power Mobile Multimedia Applications
    Hwang, Eun Ju
    Kim, Wook
    Kim, Young Hwan
    PROCEEDINGS OF THE 2009 12TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC 2009), 2009, : 73 - 76
  • [28] Ultra-low-power adiabatic flip-flops and sequential circuits using three-phase AC power supply
    Hu, JP
    Wu, YB
    Li, H
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 1209 - 1212
  • [29] Comparative energy and delay of energy recovery and square wave clock flip-flops for high-performance and. low-power applications
    Ghadiri, A
    Mahmoodi-Meimand, H
    ICM 2003: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2003, : 89 - 92
  • [30] Allocation of Multibit Retention Flip-Flops for Power Gated Circuits: Algorithm-Design Unified Approach
    Hyun, Gyounghwan
    Kim, Taewahn
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 40 (05) : 892 - 903
12345