Design of novel,semi-transparent flip-flops (STFF) for high speed and low power application

被引：0

作者：

LI XiaYu JIA SongLIU LiMinWANG Yuan ZHANG GangGang Key Laboratory of Microelectronics Devices and CircuitsMOEDepartment of MicroelectronicsPeking UniversityBeijing China ^{[100871
]}

机构：

来源：

ScienceChina(InformationSciences) | 2012年 / 55卷 / 10期

关键词：

flip-flop; semi-transparent; high speed; low power;

D O I：

暂无

中图分类号：

TN783 [触发器];

学科分类号：

080902 ;

摘要：

This paper presents a novel,semi-transparent structure to implement single-edge and dual-edge triggered flip-flops.These two novel flip-flops can achieve high speed and low power due to their short data paths and fewer redundant transitions.Simulation results show that the proposed semi-transparent flip-flop and dual-edge triggered semi-transparent flip-flop perform best compared with conventional flip-flops.STFF reduces the power-delay-product 33.1% compared with Antonio's sense amplifier based flip-flop.DSTFF improves the PDP 9.1% and 47.8% as compared with dual-edge triggered sense amplifier based flip-flop and high speed dual-edge triggered modified hybrid latch flip-flop respectively.

引用

页码：2390 / 2398

页数：9

共 50 条

[11] Design analysis and circuit enhancements for high-speed bipolar flip-flops [J].

Collins, TE ;

Manan, V ;

Long, SI .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (05) :1166-1174

[12] Novel Clock Gating Techniques for Low Power Flip-flops and Its Applications [J].

Shaker, Mohamed ;

Bayoumi, Magdy .

2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, :420-424

[13] Design space exploration of low-power flip-flops in FinFET technology [J].

Mahmoodi, Ehsan ;

Gholipour, Morteza .

INTEGRATION-THE VLSI JOURNAL, 2020, 75 :52-62

[14] Comparative Analysis and Design of Harmonic Aware Low-Power Latches and Flip-Flops [J].

Khan, Muhammad Imran ;

Lin, Fujiang .

2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,

[15] A Simple Circuit Approach to Improve Speed and Power Consumption in Pulse-Triggered Flip-Flops [J].

Lanuzza, Marco .

JOURNAL OF LOW POWER ELECTRONICS, 2013, 9 (04) :445-451

[16] LOW CLOCK-SWING TSPC FLIP-FLOPS FOR LOW-POWER APPLICATIONS [J].

Hu, Yingbo ;

Zhou, Runde .

JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2009, 18 (01) :121-131

[17] A unified approach in the analysis of latches and flip-flops for low-power systems [J].

Stojanovic, V ;

Oklobdzija, VG ;

Bajwa, R .

1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, 1998, :227-232

[18] A comparative analysis of low-power low-voltage dual-edge-triggered flip-flops [J].

Chung, W ;

Lo, T ;

Sachdev, M .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (06) :913-918

[19] Comparative study on low-power high-performance standard-cell flip-flops [J].

Oskuii, ST ;

Alvandpour, A .

MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING, 2004, 5274 :390-398

[20] Physical Design Aware Comparison of Flip-Flops for High-Speed Energy-Efficient VLSI Circuits [J].

Alioto, Massimo ;

Consoli, Elio ;

Palumbo, Gaetano .

INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2011, 6448 :62-+

← 1 2 3 4 5 →