A Novel Reconfigurable Data-Flow Architecture for Real Time Video Processing

被引:0
|
作者
刘镇弢 [1 ]
李涛 [2 ]
韩俊刚 [2 ]
机构
[1] School of Microelectronics, Xidian University
[2] School of Electronic Engineering, Xi'an University of Posts and Telecommunications
基金
中国国家自然科学基金;
关键词
dynamically reconfigurable architecture; data-flow; video stream processing; augmented finite state machine;
D O I
暂无
中图分类号
TP391.41 [];
学科分类号
080203 ;
摘要
This paper describes a dynamically reconfigurable data-flow hardware architecture optimized for the computation of image and video. It is a scalable hierarchically organized parallel architecture that consists of data-flow clusters and finite-state machine (FSM) controllers. Each cluster contains various kinds of cells that are optimized for video processing. Furthermore, to facilitate the design process, we provide a C-like language for design specification and associated design tools. Some video applications have been implemented in the architecture to demonstrate the applicability and flexibility of the architecture. Experimental results show that the architecture, along with its video applications, can be used in many real-time video processing.
引用
收藏
页码:348 / 359
页数:12
相关论文
共 50 条
  • [1] A novel reconfigurable data-flow architecture for real time video processing
    Liu Z.-T.
    Li T.
    Han J.-G.
    Journal of Shanghai Jiaotong University (Science), 2013, 18 (3) : 348 - 359
  • [2] CHEOPS - A RECONFIGURABLE DATA-FLOW SYSTEM FOR VIDEO PROCESSING
    BOVE, VM
    WATLINGTON, JA
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1995, 5 (02) : 140 - 149
  • [3] A reconfigurable data-flow architecture for a class of image processing applications
    Sinha, A
    Neogi, S
    Maiti, K
    1ST IEEE INTERNATIONAL CONFERENCE ON CIRCUITS AND SYSTEMS FOR COMMNICATIONS, PROCEEDINGS, 2002, : 460 - 463
  • [4] A Flexible and Scalable Reconfigurable FPGA Overlay Architecture for Data-Flow Processing
    Drewes, Anna
    Burtsev, Vitalii
    Gurumurthy, Bala
    Wilhelm, Martin
    Broneske, David
    Saake, Gunter
    Pionteck, Thilo
    2023 IEEE 31ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, FCCM, 2023, : 212 - 212
  • [5] A FUNCTIONAL DATA-FLOW ARCHITECTURE DEDICATED TO REAL-TIME IMAGE-PROCESSING
    SEROT, J
    QUENOT, G
    ZAVIDOVIQUE, B
    IFIP TRANSACTIONS A-COMPUTER SCIENCE AND TECHNOLOGY, 1993, 23 : 129 - 140
  • [6] FUNCTIONAL PROGRAMMING ON A DATA-FLOW ARCHITECTURE - APPLICATIONS IN REAL-TIME IMAGE-PROCESSING
    SEROT, J
    QUENOT, G
    ZAVIDOVIQUE, B
    MACHINE VISION AND APPLICATIONS, 1993, 7 (01) : 44 - 56
  • [7] A MIDDLEWARE PLATFORM FOR REAL-TIME PROCESSING OF MULTIPLE VIDEO STREAMS BASED ON THE DATA-FLOW PARADIGM
    Foggia, Pasquale
    Vento, Mario
    2011 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO (ICME), 2011,
  • [8] DATA-FLOW ARCHITECTURE
    LERNER, EJ
    IEEE SPECTRUM, 1984, 21 (04) : 57 - 62
  • [9] Real-time human action recognition on an embedded, reconfigurable video processing architecture
    Hongying Meng
    Michael Freeman
    Nick Pears
    Chris Bailey
    Journal of Real-Time Image Processing, 2008, 3 : 163 - 176
  • [10] Real-time human action recognition on an embedded, reconfigurable video processing architecture
    Meng, Hongying
    Freeman, Michael
    Pears, Nick
    Bailey, Chris
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2008, 3 (03) : 163 - 176