Growth of strained-Si material using low-temperature Si combined with ion implantation technology

被引:1
作者
杨洪东 [1 ]
于奇 [1 ]
王向展 [1 ]
李竞春 [1 ]
宁宁 [1 ]
杨谟华 [1 ]
机构
[1] State Key Laboratory of Electronic Thin Films and Integrated Devices University of Electronic Science and Technology
关键词
low-temperature silicon; strained silicon; ion implantation; SiGe virtual substrate;
D O I
暂无
中图分类号
TN304.12 [];
学科分类号
0805 ; 080501 ; 080502 ; 080903 ;
摘要
In order to fabricate strained-Si MOSFETs,we present a method to prepare strained-Si material with highquality surface and ultra-thin SiGe virtual substrate.By sandwiching a low-temperature Si(LT-Si) layer between a Si buffer and a pseudomorphic Si;Ge;layer,the surface roughness root mean square(RMS) is 1.02 nm and the defect density is 10;cm;owing to the misfit dislocations restricted to the LT-Si layer and the threading dislocations suppressed from penetrating into the Si;Ge;layer.By employing P;implantation and rapid thermal annealing, the strain relaxation degree of the Si;Ge;layer increases from 85.09%to 96.41%and relaxation is more uniform. Meanwhile,the RMS(1.1nm) varies a little and the defect density varies little.According to the results,the method of combining an LT-Si layer with ion implantation can prepare high-quality strained-Si material with a high relaxation degree and ultra-thin SiGe virtual substrate to meet the requirements of device applications.
引用
收藏
页码:12 / 15
页数:4
相关论文
共 50 条
  • [1] Growth of strained-Si material using low-temperature Si combined with ion implantation technology
    Yang Hongdong
    Yu Qi
    Wang Xiangzhan
    Li Jingchun
    Ning Ning
    Yang Mohua
    JOURNAL OF SEMICONDUCTORS, 2010, 31 (06)
  • [2] BF2+ ion implantation in strained-Si/SiGe/Si hetero-structures
    Morioka, J
    Irieda, S
    Ishidoya, Y
    Inada, T
    Sugii, N
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION B-BEAM INTERACTIONS WITH MATERIALS AND ATOMS, 2006, 242 (1-2) : 630 - 632
  • [3] Radiation damage induced by 5 keV Si+ ion implantation in strained-Si/Si0.8Ge0.2
    Matsushita, T
    Sakai, W
    Nakajima, K
    Suzuki, M
    Kimura, K
    Agarwal, A
    Gossmann, HJ
    Ameen, M
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION B-BEAM INTERACTIONS WITH MATERIALS AND ATOMS, 2005, 230 : 230 - 233
  • [4] Preparation of thin strained Si film by low temperature Ge ion implantation and high temperature annealing
    Xiao, QH
    Tu, HL
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 2163 - 2166
  • [5] Strained-Si nMOSFET formed on very thin SiGe buffer layer fabricated by ion implantation technique
    Sawano, K.
    Fukumoto, A.
    Hoshi, Y.
    Nakagawa, K.
    Shiraki, Y.
    THIN SOLID FILMS, 2008, 517 (01) : 353 - 355
  • [6] Characterization of As+ ion-implanted layers in strained-Si/SiGe/Si hetero-structures
    Ishida, T
    Irieda, S
    Inada, T
    Sugii, N
    APPLIED SURFACE SCIENCE, 2004, 224 (1-4) : 82 - 86
  • [7] Growth of strained Si on He ion implanted Si/SiGe heterostructures
    Buca, D
    Feste, SF
    Holländer, B
    Mantl, S
    Loo, R
    Caymax, M
    Carius, R
    Schaefer, H
    SOLID-STATE ELECTRONICS, 2006, 50 (01) : 32 - 37
  • [8] Study of Arsenic ion implantation of patterned strained Si NWs
    Minamisawa, R. A.
    Habicht, S.
    Knoll, L.
    Zhao, Q. T.
    Buca, D.
    Mantl, S.
    Koehler, F.
    Carius, R.
    SOLID-STATE ELECTRONICS, 2011, 60 (01) : 31 - 36
  • [9] Design & Performance Analysis of Strained-Si N-MOSFET using TCAD
    Martha, Pramod
    Hota, Aditya Kumar
    Sethi, Kabiraj
    PROCEEDINGS OF 2ND IEEE INTERNATIONAL CONFERENCE ON ENGINEERING & TECHNOLOGY ICETECH-2016, 2016, : 958 - 961
  • [10] GROWTH AND PROCESSING OF RELAXED-SI1-XGEX STRAINED-SI STRUCTURES FOR METAL-OXIDE-SEMICONDUCTOR APPLICATIONS
    WELSER, J
    HOYT, JL
    GIBBONS, JF
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1994, 33 (4B): : 2419 - 2422