High-speed reconstruction for ultra-low resolution faces

被引:0
|
作者
WANG Li
机构
关键词
neighborhood image parallel computer; template matching; pixel compensation; pipeline;
D O I
暂无
中图分类号
TP391.41 [];
学科分类号
080203 ;
摘要
In this paper,a learning-based high-speed reconstruction system for ultra-low resolution faces is implemented using a software/hardware co-design paradigm.The hardware component working at 60 MHz contains a field programmable gate array,which is reconfigured to contain parallel processing units,and multiple memories to create parallel data.The hardware component effectively handles generating and sorting computationally intensive similarity metrics.This solves the processing speed problem in learning-based super-resolution reconstruction for ultra-low resolution faces.The system can reconstruct faces using 8 × 6,16 × 12,and 32 × 24 sized images,with 4 × 4,8 × 8,or 16 × 16 times magnification.The experimental results verify the effectiveness of our system in terms of both visual effect and low root mean square errors.The processing speed can be improved up to a maximum of 7900 times faster than a pure software implementation using C.
引用
收藏
页码:2102 / 2108
页数:7
相关论文
共 50 条
  • [1] High-speed reconstruction for ultra-low resolution faces
    Li Wang
    JianSheng Chen
    JinPing He
    GuangDa Su
    Science China Information Sciences, 2012, 55 : 2102 - 2108
  • [2] High-speed reconstruction for ultra-low resolution faces
    Wang Li
    Chen JianSheng
    He JinPing
    Su GuangDa
    SCIENCE CHINA-INFORMATION SCIENCES, 2012, 55 (09) : 2102 - 2108
  • [3] High-Speed Digital Domino Logic for Ultra-Low Supply Voltages
    Omid Mirmotahari
    Yngvar Berg
    Circuits, Systems, and Signal Processing, 2017, 36 : 4774 - 4788
  • [4] High-Speed Digital Domino Logic for Ultra-Low Supply Voltages
    Mirmotahari, Omid
    Berg, Yngvar
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2017, 36 (12) : 4774 - 4788
  • [5] Design of high-speed ultra-low Vπ slot waveguide modulators.
    Witzens, Jeremy
    Baehr-Jones, Thomas
    Ding, Ran
    Liu, Yang
    Hochberg, Michael
    2010 7TH IEEE INTERNATIONAL CONFERENCE ON GROUP IV PHOTONICS (GFP), 2010, : 228 - 230
  • [6] Bulk CMOS device optimization for high-speed and ultra-low power operations
    Bero, Brent
    Nyathi, Jabulani
    IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, 2006, : 221 - +
  • [7] Design of an ultra-low power SA-ADC with medium/high resolution and speed
    Agnes, Andrea
    Bonizzoni, Edoardo
    Maloberti, Franco
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 1 - 4
  • [8] Adaptive High-Speed and Ultra-Low Power Optical Interconnect for Data Center Communications
    Henker, Ronny
    Toifl, Thomas
    Cevrero, Alessandro
    Oezkaya, Ilter
    Georgiades, Michael
    Khafaji, Mahdi
    Pliva, Jan
    Ellinger, Frank
    2017 19TH INTERNATIONAL CONFERENCE ON TRANSPARENT OPTICAL NETWORKS (ICTON), 2017,
  • [9] Ultra-low voltage high-speed Schmitt trigger circuit in SOI MOSFET technology
    Kim, Kyung Ki
    Kim, Yong-Bin
    IEICE ELECTRONICS EXPRESS, 2007, 4 (19): : 606 - 611
  • [10] High-Speed Hybrid Superconductor-to-Semiconductor Interface Circuit With Ultra-Low Power Consumption
    Ortlepp, Thomas
    Whiteley, Stephen R.
    Zheng, Lizhen
    Meng, Xiaofan
    Van Duzer, Theodore
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2013, 23 (03)