Reliability assessment of networks-on-chip based on analytical models附视频

被引：0

作者：

Mojtaba VALINATAJ

Siamak MOHAMMADI

Saeed SAFARI

机构：

[1] SchoolofElectricalandComputerEngineering,CollegeofEngineering,UniversityofTehran

来源：

Journal of Zhejiang University Science A(An International Applied Physics & Engineering Journal) | 2009年 / 12期

关键词：

Networks-on-chip (NoCs); Traffic model; Routing algorithm; Reliability assessment; Permanent fault;

D O I：

暂无

中图分类号：

TN47 [大规模集成电路、超大规模集成电路];

学科分类号：

080903 ; 1401 ;

摘要：

As technology scales down, the reliability issues are becoming more crucial, especially for networks-on-chip (NoCs) that provide the communication requirements of multi-processor systems-on-chip. Reliability evaluation based on analytical models is a precise method for dependability analysis before and after designing the fault-tolerant systems. In this paper, we accurately formulate the inherent reliability and vulnerability of some popular NoC architectures against permanent faults, also depending on the employed routing algorithm and traffic model. Based on this analysis, effects of failures in the links, switches and network interfaces on the packet delivery of NoCs are determined. Besides, some extensions to evaluate a fault-tolerant method and some routing algorithms are described. The analyses are validated through appropriate simulations. The results thus obtained are exactly the same as or very close to the analytical ones.

引用

页码：1801 / 1814

页数：14

共 17 条

[1]

Dalirsani, A.,Hosseinabady, M.,Navabi, Z.An Ana-lytical Model for Reliability Evaluation of NoC Archi-tectures. Proc. 13th IEEE Int. On-line Testing Symp . 2007

[2]

Mondal, M.,Wu, X.,Aziz, A.,Massoud, Y.Reliability Analysis for On-chip Networks under RC Interconnect Delay Variation. First Int. Conf. on Nano-networks and Workshops . 2006

[3]

Fazino, F.,,Palesi, M.,,Patti, D.Noxim: Network-on-Chip Simulator. http://sourceforge.net/ projects/noxim . 2008

[4]

Glass C J,Ni L M.The turn model for adaptive routing. Journal of the ACM . 1994

[5]

Kim, J.,Das, C.R.,Lin, W.,Feng, T.Reliability evaluation of hypercube multicomputers. IEEE Transactions on Reliability . 1989

[6]

Dally, W.J,Seitz, C.L.The Torus Routing Chip. Technical Report No. 5208:TR:86, Computer ScienceDepartment, California Institute of Technology, PasadenaCalifornia, USA . 1986

[7]

Mohapatra, P.,Das, C.R.On dependability evaluation of mesh connected processors. IEEE Transactions on Communications . 1995

[8]

Dumitras T,Marculescu R.On-chip stochastic communication. Proceedings of the Conference on Design,Automation and Test in Europe . 2003

[9]

Abachi, H.,Walker, A.J.Reliability Analysis of Tree, Torus and Hypercube Message Passing Architectures. Proc. 29th Southeastern Symp. on System Theory . 1997

[10]

Kim, J.,Nicopoulos, C.,Park, D.,Narayanan, V.,Yousif, M.S.,Das, C.R.A Gracefully Degrading and En-ergy-efficient Modular Router Architecture for On-chip Networks. Proc. 33rd Int. Symp. on Computer Architec-ture . 2006

← 1 2 →