New Model and Algorithm for Hardware/Software Partitioning

被引:6
|
作者
武继刚 [1 ]
Thambipillai Srikanthan [1 ]
邹广伟 [1 ]
机构
[1] Centre for High Performance Embedded Systems,School of Computer Engineering,Nanyang Technological University
关键词
algorithm; hardware/software partitioning; dynamic programming; complexity;
D O I
暂无
中图分类号
TP301.6 [算法理论];
学科分类号
摘要
This paper focuses on the algorithmic aspects for the hardware/software (HW/SW) partitioning which searches a reasonable composition of hardware and software components which not only satisfies the constraint of hardware area but also optimizes the execution time.The computational model is extended so that.all possible types of communications can be taken into account for the HW/SW partitioning.Also.a new dynamic programming algorithm is proposed on the basis of the computational model,in which source data,rather than speedup in previous work,of basic scheduling blocks are directly utilized to calcnlate the optimal solution.The proposed algorithm runs in O(n·A) for n code fragments and the available hardware area A.Simulation results show that the proposed algorithm solves the HW/SW partitioning without increase in running time,compared with the algorithm cited in the literature.
引用
收藏
页码:644 / 651
页数:8
相关论文
共 50 条
  • [41] Uncertainty Model for Configurable Hardware/Software and Resource Partitioning
    Wang, Rui
    Hung, William N. N.
    Yang, Guowu
    Song, Xiaoyu
    IEEE TRANSACTIONS ON COMPUTERS, 2016, 65 (10) : 3217 - 3223
  • [42] An optimal approach to hardware/software partitioning for synchronous model
    Pu, GG
    Van Hung, D
    He, JF
    Wang, Y
    INTEGRATED FORMAL METHODS, PROCEEDINGS, 2004, 2999 : 363 - 381
  • [43] Hardware/software partitioning of software binaries
    Stitt, G
    Vahid, F
    IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 164 - 170
  • [44] HARDWARE/SOFTWARE PARTITIONING ALGORITHM BASED ON THE COMBINATION OF GENETIC ALGORITHM AND TABU SEARCH
    Li, G.
    Feng, J.
    Wang, C.
    Wang, J.
    ENGINEERING REVIEW, 2014, 34 (02) : 151 - 160
  • [45] An Iterative Algorithm for Hardware-Software Partitioning, Hardware Design Space Exploration and Scheduling
    Karam S. Chatha
    Ranga Vemuri
    Design Automation for Embedded Systems, 2000, 5 : 281 - 293
  • [46] An iterative algorithm for hardware-software partitioning, hardware design space exploration and scheduling
    Chatha, KS
    Vemuri, R
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2000, 5 (3-4) : 281 - 293
  • [47] A new hardware/software partitioning algorithm for DSP processor cores with two types of register files
    Togawa, N
    Sakurai, T
    Yanagisawa, M
    Ohtsuki, T
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2001, E84A (11) : 2802 - 2807
  • [48] Hardware/software partitioning and pipelining
    Bakshi, S
    Gajski, DD
    DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 713 - 716
  • [49] Software Partitioning of Hardware Transactions
    Xiang, Lingxiang
    Scott, Michael L.
    ACM SIGPLAN NOTICES, 2015, 50 (08) : 76 - 86
  • [50] Hardware/software partitioning in Verilog
    Qin, SC
    He, JF
    Qiu, ZY
    Zhang, NX
    FORMAL METHODS AND SOFTWARE ENGINEERING, PROCEEDINGS, 2002, 2495 : 168 - 179