A High-Speed Dual Modulus Prescaler Using 0.25 μm CMOS Technology

被引：0
|
作者：
杨文荣
曹家麟
冉峰
王健
机构：
[1] Microelectronic Research and Development Center
[2] Shanghai University
[3] P.R. China
[4] Shanghai 200072
来源：
Advances in Manufacturing | 2004年 / 03期
关键词：
CMOS; prescaler; source-coupled logic(SCL); phase-locked loop(PLL);
D O I：
暂无
中图分类号：
TN432 [场效应型];
学科分类号：
080903 ; 1401 ;
摘要：
A high-speed dual-modulus divide-by-32/33 prescaler has been developed using 0.25 μm CMOS technology. The source-coupled logic (SCL) structure is used to reduce the switching noise and to ameliorate the power-speed tradeoff. The proposed prescaler can operate at high frequency with a low-power consumption. Based on the 2.5 V, 0.25 μm CMOS model, simulation results indicate that the maximum input frequency of the prescaler is up to 3.2 GHz. Running at 2.5 V, the circuit consumes only 4.6 mA at an input frequency 2.5 GHz.
引用
收藏
页码：342 / 347
页数：6
相关论文
共 50 条
  • [31] Low-Power 10-Gb/s Transmitter for High-Speed Graphic DRAMs Using 0.18-μm CMOS Technology
    Song, Jun-Yong
    Kwon, Oh-Kyong
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2011, 58 (12) : 921 - 925
  • [32] A novel CMOS power efficient and glitch free D-flip-flop for dual-modulus prescaler
    Zhang, HY
    El-Masry, EI
    Proceedings of the Third IASTED International Conference on Circuits, Signals, and Systems, 2005, : 1 - 4
  • [33] Design of High Speed BCD Adder Using CMOS Technology
    Al Share, Abdelsalam
    Zghoul, Fadi Nessir
    Al-Khaleel, Osama
    Al-Khaleel, Mohammad
    Papachristou, Chris
    IEEE ACCESS, 2023, 11 : 141628 - 141639
  • [34] High-Speed Low-Power True Single-Phase Clock Dual-Modulus Prescalers
    Chen, Wu-Hsin
    Jung, Byunghoo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2011, 58 (03) : 144 - 148
  • [35] DESIGN OF A LOW-POWER HIGH-SPEED COMPARATOR IN 0.13μm CMOS
    Fouzy, B. B. A.
    Reaz, M. B. I.
    Bhuiyan, M. A. S.
    Badal, M. T. I.
    Hashim, F. H.
    2016 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL, ELECTRONIC AND SYSTEMS ENGINEERING (ICAEES), 2016, : 289 - 292
  • [36] Low Voltage Low Power 4/5 Dual Modulus Prescaler in 180nm Technology
    Jain, Raina
    Nirmal, Uma
    Gautam, Monika
    2016 INTERNATIONAL CONFERENCE ON RESEARCH ADVANCES IN INTEGRATED NAVIGATION SYSTEMS (RAINS), 2016,
  • [37] Design and characterization of high-voltage NMOS and PMOS devices in standard 0.25 μm CMOS technology
    Han, Xiaoliang
    Xu, Chihao
    MICROELECTRONICS JOURNAL, 2007, 38 (10-11) : 1038 - 1041
  • [38] High Speed Low-Power True Single-Phase Clock Divide-by-16/17 Dual-Modulus Prescaler Using 130nm CMOS Process With a VDD of 1.2V
    Hemapradhap, N.
    Ajayan, J.
    PROCEEDINGS OF IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2016), 2016,
  • [39] A Fully-integrated High Power Wideband Power Amplifier in 0.25 μm CMOS SOS Technology
    Chen, Jing-Hwa
    Helmi, Sultan R.
    Nobbe, Dan
    Mohammadi, Saeed
    2013 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST (IMS), 2013,
  • [40] A low-power high-speed true single phase clock divide-by-2/3 prescaler
    Wu, Jianhui
    Wang, Zixuan
    Ji, Xincun
    Huang, Cheng
    IEICE ELECTRONICS EXPRESS, 2013, 10 (02):
12345